OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [tree-ssa/] [vrp47.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 298 jeremybenn
/* Skip on MIPS, where LOGICAL_OP_NON_SHORT_CIRCUIT inhibits the setcc
2
   optimizations that expose the VRP opportunity.  */
3
/* Skip on S/390 and avr.  Lower values in BRANCH_COST lead to two conditional
4
   jumps when evaluating an && condition.  VRP is not able to optimize
5
   this.  */
6
/* { dg-do compile { target { ! "mips*-*-* s390*-*-*  avr-*-*" } } } */
7
/* { dg-options "-O2 -fdump-tree-vrp -fdump-tree-dom" } */
8
/* { dg-options "-O2 -fdump-tree-vrp -fdump-tree-dom -march=i586" { target { i?86-*-* && ilp32 } } } */
9
 
10
int h(int x, int y)
11
{
12
  if ((x >= 0 && x <= 1) && (y >= 0 && y <= 1))
13
    return x && y;
14
  else
15
    return -1;
16
}
17
 
18
int g(int x, int y)
19
{
20
  if ((x >= 0 && x <= 1) && (y >= 0 && y <= 1))
21
    return x || y;
22
  else
23
    return -1;
24
}
25
 
26
int f(int x)
27
{
28
  if (x != 0 && x != 1)
29
    return -2;
30
 
31
  else
32
    return !x;
33
}
34
 
35
/* Test that x and y are never compared to 0 -- they're always known to be
36
 
37
/* { dg-final { scan-tree-dump-times "\[xy\]\[^ \]* !=" 0 "vrp1" } } */
38
 
39
/* This one needs more copy propagation that only happens in dom1.  */
40
/* { dg-final { scan-tree-dump-times "x\[^ \]* & y" 1 "dom1" } } */
41
/* { dg-final { scan-tree-dump-times "x\[^ \]* & y" 1 "vrp1" { xfail *-*-* } } } */
42
 
43
/* These two are fully simplified by VRP.  */
44
/* { dg-final { scan-tree-dump-times "x\[^ \]* \[|\] y" 1 "vrp1" } } */
45
/* { dg-final { scan-tree-dump-times "x\[^ \]* \\^ 1" 1 "vrp1" } } */
46
 
47
/* { dg-final { cleanup-tree-dump "vrp\[0-9\]" } } */
48
/* { dg-final { cleanup-tree-dump "dom\[0-9\]" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.