OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [vmx/] [pr27006.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 298 jeremybenn
/* { dg-options "-maltivec" } */
2
 
3
extern void abort ();
4
 
5
typedef union
6
{
7
  int i[4];
8
  __attribute__((altivec(vector__))) int v;
9
} vec_int4;
10
 
11
int main (void)
12
{
13
  vec_int4 i1;
14
 
15
  i1.v = (__attribute__((altivec(vector__))) int){31, 31, 31, 31};
16
 
17
  if (i1.i[0] != 31)
18
    abort ();
19
 
20
  return 0;
21
}
22
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.