OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.misc-tests/] [i386-pf-athlon-1.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 299 jeremybenn
/* Test that the correct data prefetch instructions are generated for i386
2
   variants that use 3DNow! prefetchw or SSE prefetch instructions with
3
   locality hints.  */
4
 
5
/* { dg-do compile { target i?86-*-* x86_64-*-* } } */
6
/* { dg-require-effective-target ilp32 } */
7
 
8
extern void exit (int);
9
 
10
char *msg = "howdy there";
11
 
12
void foo (char *p)
13
{
14
  __builtin_prefetch (p, 0, 0);
15
  __builtin_prefetch (p, 0, 1);
16
  __builtin_prefetch (p, 0, 2);
17
  __builtin_prefetch (p, 0, 3);
18
  __builtin_prefetch (p, 1, 0);
19
  __builtin_prefetch (p, 1, 1);
20
  __builtin_prefetch (p, 1, 2);
21
  __builtin_prefetch (p, 1, 3);
22
}
23
 
24
int main ()
25
{
26
  foo (msg);
27
  exit (0);
28
}
29
 
30
/* { dg-final { scan-assembler "prefetchw" } } */
31
/* { dg-final { scan-assembler "prefetchnta" } } */
32
/* { dg-final { scan-assembler "prefetcht" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.