OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [alpha/] [20000715-1.c] - Blame information for rev 312

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 312 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -mieee" } */
3
 
4
float foo(unsigned char n)
5
{
6
  float r = 10 * n;
7
  asm volatile("" : : : "memory");
8
  return r;
9
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.