OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [combine-cmp-shift.c] - Blame information for rev 816

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 313 jeremybenn
/* { dg-options "-O2 -mcpu=cortex-a8" }  */
2
/* { dg-final { scan-assembler "cmp\tr\[0-9\]*, r\[0-9\]*, asr #31" } } */
3
 
4
typedef int SItype __attribute__ ((mode (SI)));
5
typedef int DItype __attribute__ ((mode (DI)));
6
void abort (void);
7
 
8
SItype
9
__mulvsi3 (SItype a, SItype b)
10
{
11
  const DItype w = (DItype) a * (DItype) b;
12
  if ((SItype) (w >> (4 * 8)) != (SItype) w >> ((4 * 8) - 1))
13
    abort ();
14
  return w;
15
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.