OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [ctz.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 313 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target arm32 } */
3
/* { dg-options "-O2 -march=armv6t2" } */
4
 
5
unsigned int functest(unsigned int x)
6
{
7
        return __builtin_ctz(x);
8
}
9
 
10
/* { dg-final { scan-assembler "rbit" } } */
11
/* { dg-final { scan-assembler "clz" } } */
12
/* { dg-final { scan-assembler-not "rsb" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.