OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon-modes-1.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 313 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target arm_neon_ok } */
3
/* { dg-options "-O1" } */
4
/* { dg-add-options arm_neon } */
5
 
6
#include <arm_neon.h>
7
 
8
void neon_internal_error(int *dst, int *src)
9
{
10
  uint16x8x4_t sval;
11
 
12
  sval = vld4q_u16((void *)src);
13
  vst4q_u16((void *)dst,sval);
14
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.