OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [pr41679.c] - Blame information for rev 816

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 313 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-march=armv5te -g -O2" } */
3
 
4
extern int a;
5
extern char b;
6
extern int foo (void);
7
 
8
void
9
test (void)
10
{
11
  int c;
12
  b = foo () ? '~' : '\0';
13
  while ((c = foo ()))
14
    if (c == '7')
15
      a = 0;
16
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.