URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [register-variables.c] - Blame information for rev 826

Details | Compare with Previous | View Log


/* { dg-do run } */
/* { dg-options "-O" } */
 
#include <stdlib.h>
 
void __attribute__((noinline))
bar(int a, int b)
{
  if (a != 43 || b != 42)
    abort();
}
 
int main(void)
{
    register int r0 asm("r0") = 42;
    register int r1 asm("r1") = 43;
    asm volatile("": "+r" (r0), "+r" (r1));
    bar(r1, r0);
    return 0;
}
 

Line No.	Rev	Author	Line
1	313	jeremybenn	`/* { dg-do run } */`
2			`/* { dg-options "-O" } */`
3
4			`#include <stdlib.h>`
5
6			`void __attribute__((noinline))`
7			`bar(int a, int b)`
8			`{`
9			`if (a != 43 \|\| b != 42)`
10			`abort();`
11			`}`
12
13			`int main(void)`
14			`{`
15			`register int r0 asm("r0") = 42;`
16			`register int r1 asm("r1") = 43;`
17			`asm volatile("": "+r" (r0), "+r" (r1));`
18			`bar(r1, r0);`
19			`return 0;`
20			`}`
21

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [register-variables.c] - Blame information for rev 826