OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [thumb-branch1.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 313 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-Os -mthumb -march=armv5te" } */
3
 
4
int returnbool(int a, int b)
5
{
6
    if (a < b)
7
        return 1;
8
    return 0;
9
}
10
 
11
/* { dg-final { scan-assembler-not "eor" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.