OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [thumb1-mul-moves.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 313 jeremybenn
/* Check for unnecessary register moves.  */
2
/* { dg-options "-mthumb -Os" }  */
3
/* { dg-require-effective-target arm_thumb1_ok } */
4
 
5
int f(int x)
6
{
7
  return x*42;
8
}
9
 
10
/* { dg-final { scan-assembler-not "mov\[\\t \]*r0," } } */
11
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.