OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [thumb2-mul-space-2.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 313 jeremybenn
/* In Thumb-2 mode, when optimizing for size, generate a "muls"
2
   instruction and use the resulting condition flags rather than a
3
   separate compare instruction.  */
4
/* { dg-options "-mthumb -Os" }  */
5
/* { dg-require-effective-target arm_thumb2_ok } */
6
/* { dg-final { scan-assembler "muls" } } */
7
/* { dg-final { scan-assembler-not "cmp" } } */
8
 
9
int x;
10
 
11
void f(int i, int j)
12
{
13
  if (i * j < 0)
14
    x = 1;
15
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.