OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [ext-3.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* For MIPS64r2 use DEXT rather than DSLL/DSRL to zero-extend.  */
2
/* { dg-do compile } */
3
/* { dg-options "-O isa_rev>=2 -mgp64" } */
4
/* { dg-final { scan-assembler "\tdext\t" } } */
5
/* { dg-final { scan-assembler-not "sll" } } */
6
 
7
NOMIPS16 unsigned long long
8
f (unsigned *i)
9
{
10
  unsigned j = *i;
11
  j >>= 1;                      /* enforce this is all done in SI mode */
12
  j++;                          /* don't merge the shift and the extension */
13
  return j;
14
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.