URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [fix-r4000-1.c] - Blame information for rev 826

Details | Compare with Previous | View Log


/* { dg-options "-march=r4000 -mfix-r4000 -O2 -dp" } */
typedef int int32_t;
typedef int uint32_t;
int32_t foo (int32_t x, int32_t y) { return x * y; }
uint32_t bar (uint32_t x, uint32_t y) { return x * y; }
/* { dg-final { scan-assembler-times "[concat {\tmult\t\$[45],\$[45][^\n]+mulsi3_r4000[^\n]+\n\tmflo\t\$2\n}]" 2 } } */

Line No.	Rev	Author	Line
1	321	jeremybenn	`/* { dg-options "-march=r4000 -mfix-r4000 -O2 -dp" } */`
2			`typedef int int32_t;`
3			`typedef int uint32_t;`
4			`int32_t foo (int32_t x, int32_t y) { return x * y; }`
5			`uint32_t bar (uint32_t x, uint32_t y) { return x * y; }`
6			`/* { dg-final { scan-assembler-times "[concat {\tmult\t\$[45],\$[45][^\n]+mulsi3_r4000[^\n]+\n\tmflo\t\$2\n}]" 2 } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [fix-r4000-1.c] - Blame information for rev 826