OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [mips16e-extends.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn 
/* -mlong32 added because of PR target/38595.  */
2 
/* { dg-options "(-mips16) -Os isa_rev>=1 -mlong32" } */
3 
 
4 
MIPS16 short cksum16 (unsigned long n)
5 
{
6 
  unsigned long l;
7 
  l = validate (n, (n >> 16) + (n & 0xffff));
8 
  return l;
9 
}
10 
 
11 
MIPS16 signed char cksum8 (unsigned long n)
12 
{
13 
  unsigned long l;
14 
  l = validate (n, (n >> 8) + (n & 0xff));
15 
  return l;
16 
}
17 
 
18 
/* { dg-final { scan-assembler "zeh" } } */
19 
/* { dg-final { scan-assembler "seh" } } */
20 
/* { dg-final { scan-assembler "zeb" } } */
21 
/* { dg-final { scan-assembler "seb" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.