OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [octeon-bbit-2.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -march=octeon -mbranch-likely" } */
3
/* { dg-final { scan-assembler "\tbbit\[01\]\t" } } */
4
/* { dg-final { scan-assembler-not "\tbbit\[01\]l\t" } } */
5
/* { dg-final { scan-assembler "\tbnel\t" } } */
6
/* { dg-final { scan-assembler-not "\tbne\t" } } */
7
 
8
NOMIPS16 int
9
f (int n, int i)
10
{
11
  int s = 0;
12
  for (; i & 1; i++)
13
    s += i;
14
  return s;
15
}
16
 
17
NOMIPS16 int
18
g (int n, int i)
19
{
20
  int s = 0;
21
  for (i = 0; i < n; i++)
22
    s += i;
23
  return s;
24
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.