OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [octeon-dmul-1.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-march=octeon -mgp64" } */
3
/* { dg-final { scan-assembler "\tdmul\t" } } */
4
/* { dg-final { scan-assembler-not "\tdmult\t" } } */
5
/* { dg-final { scan-assembler-not "\tmflo\t" } } */
6
 
7
NOMIPS16 long long
8
f (long long a, long long b)
9
{
10
  return a * b;
11
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.