OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [octeon-exts-4.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn 
/* { dg-do compile } */
2 
/* { dg-options "-O -march=octeon -mgp64" } */
3 
/* { dg-final { scan-assembler-not "\tsll\t\[^\n\]*,0" } } */
4 
/* { dg-final { scan-assembler-times "\texts\t" 6 } } */
5 
 
6 
#define TEST(ID, TYPE, SHIFT)                           \
7 
  int NOMIPS16                                          \
8 
  f##ID (long long y)                                   \
9 
  {                                                     \
10 
    return (TYPE) ((TYPE) (y >> SHIFT) + 1);            \
11 
  }                                                     \
12 
  int NOMIPS16                                          \
13 
  g##ID (unsigned long long y)                          \
14 
  {                                                     \
15 
    return (TYPE) ((TYPE) (y >> SHIFT) + 1);            \
16 
  }
17 
 
18 
TEST (1, int, 10)
19 
TEST (2, short, 5)
20 
TEST (3, char, 31)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.