URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [r10k-cache-barrier-7.c] - Blame information for rev 816

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-options "-O2 -mr10k-cache-barrier=store -mno-abicalls" } */
 
void bar1 (void);
void bar2 (void);
void bar3 (void);
 
NOMIPS16 void
foo (int *x, int sel, int n)
{
  if (sel)
    {
      bar1 ();
      x[0] = 1;
    }
  else
    {
      bar2 ();
      x[1] = 0;
    }
  /* If there is one copy of this code, reached by two unconditional edges,
     then it shouldn't need a third cache barrier.  */
  x[2] = 2;
  while (n--)
    bar3 ();
}
 
/* { dg-final { scan-assembler-times "\tcache\t" 2 } } */

Line No.	Rev	Author	Line
1	321	jeremybenn	`/* { dg-options "-O2 -mr10k-cache-barrier=store -mno-abicalls" } */`
2
3			`void bar1 (void);`
4			`void bar2 (void);`
5			`void bar3 (void);`
6
7			`NOMIPS16 void`
8			`foo (int *x, int sel, int n)`
9			`{`
10			`if (sel)`
11			`{`
12			`bar1 ();`
13			`x[0] = 1;`
14			`}`
15			`else`
16			`{`
17			`bar2 ();`
18			`x[1] = 0;`
19			`}`
20			`/* If there is one copy of this code, reached by two unconditional edges,`
21			`then it shouldn't need a third cache barrier. */`
22			`x[2] = 2;`
23			`while (n--)`
24			`bar3 ();`
25			`}`
26
27			`/* { dg-final { scan-assembler-times "\tcache\t" 2 } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [r10k-cache-barrier-7.c] - Blame information for rev 816