OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-8.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 322 jeremybenn
/* Origin: Aldy Hernandez  <aldyh@redhat.com>  */
2
/* Test rs6000_legitimate_address.  PRE_INC should be invalid.  */
3
 
4
/* { dg-do compile { target powerpc*-*-* } } */
5
/* { dg-require-effective-target powerpc_altivec_ok } */
6
/* { dg-options "-maltivec" } */
7
 
8
#include <altivec.h>
9
 
10
vector signed short *hannah;
11
 
12
int
13
main ()
14
{
15
  *hannah++ = __builtin_altivec_vspltish (5);
16
  *hannah++ = __builtin_altivec_vspltish (6);
17
 
18
  return 0;
19
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.