URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [ppc-and-1.c] - Blame information for rev 826

Details | Compare with Previous | View Log


/* { dg-do compile { target { powerpc*-*-* && lp64 } } } */
/* { dg-options "-O2" } */
 
/* { dg-final { scan-assembler "rlwinm r?\[0-9\]+,r?\[0-9\]+,0,0,30"  } } */
/* { dg-final { scan-assembler "rlwinm r?\[0-9\]+,r?\[0-9\]+,0,29,30"  } } */
/* { dg-final { scan-assembler-not "rldicr" } } */
 
/* Origin:Pete Steinmetz <steinmtz@us.ibm.com> */
 
/* PR 16457 - use rlwinm insn.  */
 
char *foo1 (char *p, unsigned int x)
{
  return p - (x & ~1);
}
 
char *foo2 (char *p, unsigned int x)
{
  return p - (x & 6);
}

Line No.	Rev	Author	Line
1	322	jeremybenn	`/* { dg-do compile { target { powerpc--* && lp64 } } } */`
2			`/* { dg-options "-O2" } */`
3
4			`/* { dg-final { scan-assembler "rlwinm r?\[0-9\]+,r?\[0-9\]+,0,0,30" } } */`
5			`/* { dg-final { scan-assembler "rlwinm r?\[0-9\]+,r?\[0-9\]+,0,29,30" } } */`
6			`/* { dg-final { scan-assembler-not "rldicr" } } */`
7
8			`/* Origin:Pete Steinmetz <steinmtz@us.ibm.com> */`
9
10			`/* PR 16457 - use rlwinm insn. */`
11
12			`char foo1 (char p, unsigned int x)`
13			`{`
14			`return p - (x & ~1);`
15			`}`
16
17			`char foo2 (char p, unsigned int x)`
18			`{`
19			`return p - (x & 6);`
20			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [ppc-and-1.c] - Blame information for rev 826