OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sh/] [pr21255-2-ml.c] - Blame information for rev 816

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 325 jeremybenn
/* { dg-do compile { target "sh*-*-*" } } */
2
/* { dg-options "-ml -O2 -fomit-frame-pointer" } */
3
/* { dg-final { scan-assembler "mov @\\(4,r.\\),r.; mov @r.,r." } } */
4
double d;
5
 
6
double
7
f (void)
8
{
9
  double r;
10
 
11
/* If -mb from the target options is passed after -ml from dg-options, we
12
   end up with th reverse endianness.  */
13
#if TARGET_SHMEDIA || defined (__BIG_ENDIAN__)
14
  asm ("mov @(4,r1),r4; mov @r1,r3");
15
#else
16
  asm ("mov %S1,%S0; mov %R1,%R0" : "=&r" (r) : "m" (d));
17
#endif
18
  return r;
19
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.