OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sh/] [pr21255-3.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 325 jeremybenn
/* { dg-do compile { target "sh*-*-*" } } */
2
/* { dg-options "-O2 -fomit-frame-pointer" } */
3
/* { dg-final { scan-assembler "mov #?0,r.*; mov #?20,r" } } */
4
/* { dg-final { scan-assembler "mov #?1077149696,r.*; mov #?0,r" } } */
5
double
6
f ()
7
{
8
  double r;
9
 
10
  asm ("mov %S1,%S0; mov %R1,%R0" : "=r" (r) : "i" (20));
11
  asm ("mov %S1,%S0; mov %R1,%R0" : "+r" (r) : "i" (20.));
12
  return r;
13
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.