URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sh/] [sh2a-rtsn.c] - Blame information for rev 816

Go to most recent revision | Details | Compare with Previous | View Log


/* Testcase to check generation of a SH2A specific instruction for
   'RTS/N'.  */
/* { dg-do assemble {target sh*-*-*}}  */
/* { dg-options "-O0" }  */
/* { dg-skip-if "" { "sh*-*-*" } "*" "-m2a -m2a-nofpu -m2a-single -m2a-single-only" }  */
/* { dg-final { scan-assembler "rts/n"} }  */
 
void
bar (void)
{
}

Line No.	Rev	Author	Line
1	325	jeremybenn	`/* Testcase to check generation of a SH2A specific instruction for`
2			`'RTS/N'. */`
3			`/* { dg-do assemble {target sh--}} /`
4			`/* { dg-options "-O0" } */`
5			`/* { dg-skip-if "" { "sh--" } "" "-m2a -m2a-nofpu -m2a-single -m2a-single-only" } */`
6			`/* { dg-final { scan-assembler "rts/n"} } */`
7
8			`void`
9			`bar (void)`
10			`{`
11			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sh/] [sh2a-rtsn.c] - Blame information for rev 816