OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sh/] [sh2a-tbr-jump.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 325 jeremybenn
/* Testcase to check generation of a SH2A specific,
2
   TBR relative jump instruction - 'JSR @@(disp8,TBR)'.  */
3
/* { dg-do assemble {target sh*-*-*}} */
4
/* { dg-options "" } */
5
/* { dg-skip-if "" { "sh*-*-*" } "*" "-m2a -m2a-nofpu -m2a-single -m2a-single-only" } */
6
/* { dg-final { scan-assembler-times "jsr/n\\t@@\\(40,tbr\\)" 1} } */
7
/* { dg-final { scan-assembler-times "jsr/n\\t@@\\(72,tbr\\)" 1} } */
8
 
9
extern void foo1 (void) __attribute__ ((function_vector(10)));
10
extern void foo2 (void);
11
extern int bar1 (void) __attribute__ ((function_vector(18)));
12
extern int bar2 (void);
13
 
14
int
15
bar()
16
{
17
  foo1();
18
  foo2();
19
 
20
  bar1();
21
  bar2();
22
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.