OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [fnands.c] - Blame information for rev 326

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 326 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O -mcpu=ultrasparc -mvis" } */
3
typedef char vec8 __attribute__((vector_size(4)));
4
typedef short vec16 __attribute__((vector_size(4)));
5
 
6
extern vec8 foo1_8(void);
7
extern vec8 foo2_8(void);
8
 
9
vec8 fun8(void)
10
{
11
  return ~(foo1_8 () & foo2_8 ());
12
}
13
 
14
extern vec16 foo1_16(void);
15
extern vec16 foo2_16(void);
16
 
17
vec16 fun16(void)
18
{
19
  return ~(foo1_16 () & foo1_16 ());
20
}
21
 
22
/* DeMorgan's Law's at work.  */
23
vec8 fun8b(void)
24
{
25
  return ~foo1_8 () | ~foo2_8 ();
26
}
27
 
28
vec16 fun16b(void)
29
{
30
  return ~foo1_16 () | ~foo1_16 ();
31
}
32
 
33
/* { dg-final { scan-assembler-times "fnands\t%" 4 } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.