OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [sparc-reg-1.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 326 jeremybenn
/* PR middle-end/20263 */
2
 
3
/* { dg-do assemble } */
4
/* { dg-options "" } */
5
 
6
register void *tp __asm__("%g7");
7
 
8
void set_tp(void)
9
{
10
  tp = 0;
11
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.