OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [spu/] [pr40001.c] - Blame information for rev 859

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 327 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O" } */
3
 
4
void *
5
sbrk (unsigned int increment)
6
{
7
  volatile register
8
      __attribute__ ((__spu_vector__)) unsigned int sp_r1 __asm__ ("1");
9
  unsigned int sps;
10
 
11
  sps = __builtin_spu_extract (sp_r1, 0);
12
  if (sps - 4096 >= increment)
13
    return 0;
14
  else
15
    return ((void *) -1);
16
}
17
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.