OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [xstormy16/] [sfr/] [04_var_to_sfrw.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 329 jeremybenn
/* { dg-options { -nostartfiles below100.o -Tbelow100.ld -O2 } } */
2
/* { dg-final { scan-assembler "mov.w 32532,r" } } */
3
 
4
#define SFR (*((volatile unsigned short*)0x7f14))
5
unsigned short *p = (unsigned short *) 0x7f14;
6
 
7
unsigned short wData = 0x1234;
8
 
9
void
10
Do (void)
11
{
12
  SFR = wData;
13
}
14
 
15
int
16
main (void)
17
{
18
  *p = 0x9876;
19
  Do ();
20
  return (*p == 0x1234) ? 0 : 1;
21
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.