OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [xstormy16/] [sfr/] [14_set_sfrw_bit_0.c] - Blame information for rev 826

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 329 jeremybenn
/* { dg-options { -nostartfiles below100.o -Tbelow100.ld -O2 } } */
2
/* { dg-final { scan-assembler "mov.w r.,32532" } } */
3
 
4
#define SFR (*((volatile unsigned short*)0x7f14))
5
unsigned short *p = (unsigned short *) 0x7f14;
6
 
7
void
8
Do (void)
9
{
10
  SFR |= 0x0001;
11
}
12
 
13
int
14
main (void)
15
{
16
  *p = 0x1234;
17
  Do ();
18
  return (*p == 0x1235) ? 0 : 1;
19
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.