OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [include/] [elf/] [m32c.h] - Blame information for rev 859

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
/* M32C ELF support for BFD.
2
   Copyright (C) 2004, 2010 Free Software Foundation, Inc.
3
 
4
   This file is part of BFD, the Binary File Descriptor library.
5
 
6
   This program is free software; you can redistribute it and/or modify
7
   it under the terms of the GNU General Public License as published by
8
   the Free Software Foundation; either version 3 of the License, or
9
   (at your option) any later version.
10
 
11
   This program is distributed in the hope that it will be useful,
12
   but WITHOUT ANY WARRANTY; without even the implied warranty of
13
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
   GNU General Public License for more details.
15
 
16
   You should have received a copy of the GNU General Public License
17
   along with this program; if not, write to the Free Software Foundation,
18
   Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
19
 
20
#ifndef _ELF_M32C_H
21
#define _ELF_M32C_H
22
 
23
#include "elf/reloc-macros.h"
24
 
25
  /* Relocations.  */
26
  START_RELOC_NUMBERS (elf_m32c_reloc_type)
27
     RELOC_NUMBER (R_M32C_NONE, 0)
28
     RELOC_NUMBER (R_M32C_16, 1)
29
     RELOC_NUMBER (R_M32C_24, 2)
30
     RELOC_NUMBER (R_M32C_32, 3)
31
     RELOC_NUMBER (R_M32C_8_PCREL, 4)
32
     RELOC_NUMBER (R_M32C_16_PCREL, 5)
33
 
34
    /* 8 bit unsigned address, used for dsp8[a0] etc */
35
     RELOC_NUMBER (R_M32C_8, 6)
36
    /* Bits 0..15 of an address, for SMOVF's A0, A1A0, etc. */
37
     RELOC_NUMBER (R_M32C_LO16, 7)
38
    /* Bits 16..23 of an address, for SMOVF's R1H etc. */
39
     RELOC_NUMBER (R_M32C_HI8, 8)
40
    /* Bits 16..31 of an address, for LDE's A1A0 etc. */
41
     RELOC_NUMBER (R_M32C_HI16, 9)
42
 
43
    /* These are relocs we need when relaxing.  */
44
    /* Marks various jump opcodes.  */
45
     RELOC_NUMBER (R_M32C_RL_JUMP, 10)
46
    /* Marks standard one-address form.  */
47
     RELOC_NUMBER (R_M32C_RL_1ADDR, 11)
48
    /* Marks standard two-address form.  */
49
     RELOC_NUMBER (R_M32C_RL_2ADDR, 12)
50
 
51
     END_RELOC_NUMBERS (R_M32C_max)
52
 
53
#define EF_M32C_CPU_M16C        0x00000075      /* default */
54
#define EF_M32C_CPU_M32C        0x00000078      /* m32c */
55
#define EF_M32C_CPU_MASK        0x0000007F      /* specific cpu bits */
56
#define EF_M32C_ALL_FLAGS       (EF_M32C_CPU_MASK)
57
 
58
/* Define the data & instruction memory discriminator.  In a linked
59
   executable, an symbol should be deemed to point to an instruction
60
   if ((address & M16C_INSN_MASK) == M16C_INSN_VALUE), and similarly
61
   for the data space.  See also `ld/emulparams/elf32m32c.sh'.  */
62
#define M32C_DATA_MASK   0xffc00000
63
#define M32C_DATA_VALUE  0x00000000
64
#define M32C_INSN_MASK   0xffc00000
65
#define M32C_INSN_VALUE  0x00400000
66
 
67
#endif /* _ELF_M32C_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.