OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [common/] [sim-run.c] - Blame information for rev 841

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
/* Generic simulator run.
2
   Copyright (C) 1997, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
3
   Contributed by Cygnus Support.
4
 
5
This file is part of GDB, the GNU debugger.
6
 
7
This program is free software; you can redistribute it and/or modify
8
it under the terms of the GNU General Public License as published by
9
the Free Software Foundation; either version 3 of the License, or
10
(at your option) any later version.
11
 
12
This program is distributed in the hope that it will be useful,
13
but WITHOUT ANY WARRANTY; without even the implied warranty of
14
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
GNU General Public License for more details.
16
 
17
You should have received a copy of the GNU General Public License
18
along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
19
 
20
#include "sim-main.h"
21
#include "sim-assert.h"
22
 
23
/* Generic implementation of sim_engine_run that works within the
24
   sim_engine setjmp/longjmp framework. */
25
 
26
#define IMEM XCONCAT
27
 
28
void
29
sim_engine_run (SIM_DESC sd,
30
                int next_cpu_nr, /* ignore */
31
                int nr_cpus, /* ignore */
32
                int siggnal) /* ignore */
33
{
34
  sim_cia cia;
35
  sim_cpu *cpu;
36
  SIM_ASSERT (STATE_MAGIC (sd) == SIM_MAGIC_NUMBER);
37
  cpu = STATE_CPU (sd, 0);
38
  cia = CIA_GET (cpu);
39
  while (1)
40
    {
41
      instruction_word insn = IMEM32 (cia);
42
      cia = idecode_issue (sd, insn, cia);
43
      /* process any events */
44
      if (sim_events_tick (sd))
45
        {
46
          CIA_SET (cpu, cia);
47
          sim_events_process (sd);
48
        }
49
    }
50
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.