OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [m32c/] [timer_a.h] - Blame information for rev 861

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
typedef struct
2
{
3
  int count;
4
  int reload;
5
  int prescale;
6
  int tcspr;
7
  unsigned char bsr;
8
  unsigned char mode;
9
  unsigned char ic;
10
} Timer_A;
11
 
12
extern Timer_A timer_a;
13
 
14
extern void update_timer_a ();

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.