OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [or32/] [ChangeLog] - Blame information for rev 855

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 531 jeremybenn
2011-04-15  Jeremy Bennett  
2
 
3
        * wrapper.c (sim_resume): Don't print count of cycles on exit -
4
        should be silent.
5
 
6 404 jeremybenn
2010-11-02  Joern Rennecke  
7
 
8
        * Makefile.in (wrapper.o): Depend on targ-vals.h .
9
 
10 399 jeremybenn
2010-09-20  Jeremy Bennett  
11
 
12
        * wrapper.c (sim_read, sim_write). Corrected pointer print format.
13
        (sim_fetch_register, sim_store_register): Added missing arg "len"
14
        to debug printf statements.
15
 
16 330 jeremybenn
2010-09-01  Jeremy Bennett  
17
 
18
        * wrapper.c (sim_write). Buffer changed to const char.
19
 
20
2010-08-19  Jeremy Bennett  
21
 
22
        * wrapper.c: OR32_SIM_DEBUG added to control debug messages.
23
        (sim_close, sim_load, sim_create_inferior, sim_fetch_register)
24
        (sim_stop): Debug statement added.
25
        (sim_read, sim_write): Debug statements now controlled by
26
        OR32_SIM_DEBUG.
27
        (sim_store_register, sim_resume): Debug statement added and
28
        existing debug statements now controlled by OR32_SIM_DEBUG.
29
 
30
2010-08-15  Jeremy Bennett  
31
 
32
        * wrapper.c (sim_open): Assign result of or1ksim_init correctly.
33
        (sim_fetch_register): Return correct length on success.
34
 
35
2010-08-04  Jeremy Bennett  
36
 
37
        * wrapper.c (sim_resume): Only set the NPC back on a true
38
        breakpoint, not a single step. Clear the single step flag if NOT
39
        stepping before unstalling.
40
 
41
2010-07-20  Jeremy Bennett  
42
 
43
        * configure: Regenerated.
44
        * Makefile.in: Added LIBS.
45
 
46
2010-06-30  Jeremy Bennett  
47
 
48
        * config.in: Generated.
49
        * configure: Generated.
50
        * configure.ac: Created.
51
        * Makefile.in: Created.
52
        * or32sim.h: Created.
53
        * README: Created.
54
        * tconfig.in: Created.
55
        * wrapper.c: Created.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.