OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [d10v-elf/] [t-dbt.s] - Blame information for rev 330

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
.include "t-macros.i"
2
 
3
        start
4
 
5
        PSW_BITS = PSW_DM
6
 
7
;;; Blat our DMAP registers so that they point at on-chip imem
8
 
9
        ldi r2, MAP_INSN | 0xf
10
        st r2, @(DMAP_REG,r0)
11
        ldi r2, MAP_INSN
12
        st r2, @(IMAP1_REG,r0)
13
 
14
;;; Patch the interrupt vector's dbt entry with a jmp to success
15
 
16
        ldi r4, #trap
17
        ldi r5, (VEC_DBT & DMAP_MASK) + DMAP_BASE
18
        ld2w r2, @(0,r4)
19
        st2w r2, @(0,r5)
20
        ld2w r2, @(4,r4)
21
        st2w r2, @(4,r5)
22
 
23
test_dbt:
24
        dbt -> nop
25
        exit47
26
 
27
success:
28
        checkpsw2 1 PSW_BITS
29
        exit0
30
 
31
        .data
32
trap:   ldi r1, success@word
33
        jmp r1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.