OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [d10v-elf/] [t-mvtac.s] - Blame information for rev 841

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
.include "t-macros.i"
2
 
3
        start
4
 
5
        ldi r8, 0xbeef
6
        mvtaclo r8, a0
7
        checkacc2 1 a0 0xff 0xffff 0xbeef
8
 
9
        mvtacg  r0, a0
10
        checkacc2 2 a0 0x00 0xffff 0xbeef
11
 
12
        ldi r8, 0xdead
13
        mvtachi r8, a0
14
        checkacc2 3 a0 0xff 0xdead 0xbeef
15
 
16
        loadacc2 a1 0xfe 0xbeef 0xdead
17
        checkacc2 4 a1 0xfe 0xbeef 0xdead
18
 
19
        exit0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.