URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [fr30/] [stb.cgs] - Blame information for rev 841

Details | Compare with Previous | View Log


# fr30 testcase for
# mach(): fr30
#  stb $Ri,@$Rj
 
        .include "testutils.inc"
 
        START
 
        .text
        .global stb
stb:
        mvr_h_gr        sp,r9           ; Save stack pointer
        ; Test stb $Ri,@Rj
        mvi_h_mem       0xdeadbeef,sp
        mvi_h_gr        0xaaaaaafe,r8
        set_cc          0x0f            ; Condition codes should not change
        stb             r8,@sp
        test_cc         1 1 1 1
        test_h_mem      0xfeadbeef,sp
        test_h_gr       0xaaaaaafe,r8
 
        ; Test stb $Ri,@(R13,Rj)
        mvi_h_mem       0xbeefdead,sp
        mvi_h_gr        0xaaaaaade,r8
        mvr_h_gr        sp,r1
        inci_h_gr       -8,sp
        mvr_h_gr        sp,r2
        mvi_h_mem       0xbeefdead,sp
        inci_h_gr       4,sp
        mvi_h_mem       0xbeefdead,sp
 
        mvi_h_gr        4,r13
        set_cc          0x0e            ; Condition codes should not change
        stb             r8,@(r13,sp)
        test_cc         1 1 1 0
        test_h_mem      0xdeefdead,r1
        test_h_gr       0xaaaaaade,r8
 
        mvi_h_gr        0,r13
        set_cc          0x0d            ; Condition codes should not change
        stb             r8,@(r13,sp)
        test_cc         1 1 0 1
        test_h_mem      0xdeefdead,sp
        test_h_gr       0xaaaaaade,r8
 
        mvi_h_gr        -4,r13
        set_cc          0x0c            ; Condition codes should not change
        stb             r8,@(r13,sp)
        test_cc         1 1 0 0
        test_h_mem      0xdeefdead,r2
        test_h_gr       0xaaaaaade,r8
 
        ; Test stb $Ri,@(R14,$disp8
        mvr_h_gr        r9,sp           ; Restore stack pointer
        mvi_h_gr        0xaaaaaafe,r8
        mvi_h_mem       0xdeadbeef,sp
        mvr_h_gr        sp,r14
        inci_h_gr       -128,r14        ; must be aligned
        mvi_h_mem       0xdeadbeef,r14
        mvr_h_gr        r14,r2
        inci_h_gr       -128,r14        ; must be aligned
        mvi_h_mem       0xdeadbeef,r14
        mvr_h_gr        r14,r3
        inci_h_gr       129,r14
 
        set_cc          0x0b            ; Condition codes should not change
        stb             r8,@(r14,127)
        test_cc         1 0 1 1
        test_h_mem      0xfeadbeef,r1
        test_h_gr       0xaaaaaafe,r8
 
        set_cc          0x0a            ; Condition codes should not change
        stb             r8,@(r14,0)
        test_cc         1 0 1 0
        test_h_mem      0xdefebeef,r2
        test_h_gr       0xaaaaaafe,r8
 
        set_cc          0x09            ; Condition codes should not change
        stb             r8,@(r14,-128)
        test_cc         1 0 0 1
        test_h_mem      0xdefebeef,r3
        test_h_gr       0xaaaaaafe,r8
 
        pass

Line No.	Rev	Author	Line
1	330	jeremybenn	`# fr30 testcase for`
2			`# mach(): fr30`
3			`# stb $Ri,@$Rj`
4
5			`.include "testutils.inc"`
6
7			`START`
8
9			`.text`
10			`.global stb`
11			`stb:`
12			`mvr_h_gr sp,r9 ; Save stack pointer`
13			`; Test stb $Ri,@Rj`
14			`mvi_h_mem 0xdeadbeef,sp`
15			`mvi_h_gr 0xaaaaaafe,r8`
16			`set_cc 0x0f ; Condition codes should not change`
17			`stb r8,@sp`
18			`test_cc 1 1 1 1`
19			`test_h_mem 0xfeadbeef,sp`
20			`test_h_gr 0xaaaaaafe,r8`
21
22			`; Test stb $Ri,@(R13,Rj)`
23			`mvi_h_mem 0xbeefdead,sp`
24			`mvi_h_gr 0xaaaaaade,r8`
25			`mvr_h_gr sp,r1`
26			`inci_h_gr -8,sp`
27			`mvr_h_gr sp,r2`
28			`mvi_h_mem 0xbeefdead,sp`
29			`inci_h_gr 4,sp`
30			`mvi_h_mem 0xbeefdead,sp`
31
32			`mvi_h_gr 4,r13`
33			`set_cc 0x0e ; Condition codes should not change`
34			`stb r8,@(r13,sp)`
35			`test_cc 1 1 1 0`
36			`test_h_mem 0xdeefdead,r1`
37			`test_h_gr 0xaaaaaade,r8`
38
39			`mvi_h_gr 0,r13`
40			`set_cc 0x0d ; Condition codes should not change`
41			`stb r8,@(r13,sp)`
42			`test_cc 1 1 0 1`
43			`test_h_mem 0xdeefdead,sp`
44			`test_h_gr 0xaaaaaade,r8`
45
46			`mvi_h_gr -4,r13`
47			`set_cc 0x0c ; Condition codes should not change`
48			`stb r8,@(r13,sp)`
49			`test_cc 1 1 0 0`
50			`test_h_mem 0xdeefdead,r2`
51			`test_h_gr 0xaaaaaade,r8`
52
53			`; Test stb $Ri,@(R14,$disp8`
54			`mvr_h_gr r9,sp ; Restore stack pointer`
55			`mvi_h_gr 0xaaaaaafe,r8`
56			`mvi_h_mem 0xdeadbeef,sp`
57			`mvr_h_gr sp,r14`
58			`inci_h_gr -128,r14 ; must be aligned`
59			`mvi_h_mem 0xdeadbeef,r14`
60			`mvr_h_gr r14,r2`
61			`inci_h_gr -128,r14 ; must be aligned`
62			`mvi_h_mem 0xdeadbeef,r14`
63			`mvr_h_gr r14,r3`
64			`inci_h_gr 129,r14`
65
66			`set_cc 0x0b ; Condition codes should not change`
67			`stb r8,@(r14,127)`
68			`test_cc 1 0 1 1`
69			`test_h_mem 0xfeadbeef,r1`
70			`test_h_gr 0xaaaaaafe,r8`
71
72			`set_cc 0x0a ; Condition codes should not change`
73			`stb r8,@(r14,0)`
74			`test_cc 1 0 1 0`
75			`test_h_mem 0xdefebeef,r2`
76			`test_h_gr 0xaaaaaafe,r8`
77
78			`set_cc 0x09 ; Condition codes should not change`
79			`stb r8,@(r14,-128)`
80			`test_cc 1 0 0 1`
81			`test_h_mem 0xdefebeef,r3`
82			`test_h_gr 0xaaaaaafe,r8`
83
84			`pass`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [fr30/] [stb.cgs] - Blame information for rev 841