OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [frv/] [fbgtlr.cgs] - Blame information for rev 330

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
# frv testcase for fbgtlr $FCCi,$hint
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global fbgtlr
9
fbgtlr:
10
        set_spr_addr    bad,lr
11
        set_fcc         0x0 0
12
        fbgtlr          fcc0,0
13
 
14
        set_spr_addr    bad,lr
15
        set_fcc         0x1 1
16
        fbgtlr          fcc1,1
17
 
18
        set_spr_addr    ok3,lr
19
        set_fcc         0x2 2
20
        fbgtlr          fcc2,2
21
        fail
22
ok3:
23
        set_spr_addr    ok4,lr
24
        set_fcc         0x3 3
25
        fbgtlr          fcc3,3
26
        fail
27
ok4:
28
        set_spr_addr    bad,lr
29
        set_fcc         0x4 0
30
        fbgtlr          fcc0,0
31
 
32
        set_spr_addr    bad,lr
33
        set_fcc         0x5 1
34
        fbgtlr          fcc1,1
35
 
36
        set_spr_addr    ok7,lr
37
        set_fcc         0x6 2
38
        fbgtlr          fcc2,2
39
        fail
40
ok7:
41
        set_spr_addr    ok8,lr
42
        set_fcc         0x7 3
43
        fbgtlr          fcc3,3
44
        fail
45
ok8:
46
        set_spr_addr    bad,lr
47
        set_fcc         0x8 0
48
        fbgtlr          fcc0,0
49
 
50
        set_spr_addr    bad,lr
51
        set_fcc         0x9 1
52
        fbgtlr          fcc1,1
53
 
54
        set_spr_addr    okb,lr
55
        set_fcc         0xa 2
56
        fbgtlr          fcc2,2
57
        fail
58
okb:
59
        set_spr_addr    okc,lr
60
        set_fcc         0xb 3
61
        fbgtlr          fcc3,3
62
        fail
63
okc:
64
        set_spr_addr    bad,lr
65
        set_fcc         0xc 0
66
        fbgtlr          fcc0,0
67
 
68
        set_spr_addr    bad,lr
69
        set_fcc         0xd 1
70
        fbgtlr          fcc1,1
71
 
72
        set_spr_addr    okf,lr
73
        set_fcc         0xe 2
74
        fbgtlr          fcc2,2
75
        fail
76
okf:
77
        set_spr_addr    okg,lr
78
        set_fcc         0xf 3
79
        fbgtlr          fcc3,3
80
        fail
81
okg:
82
        pass
83
bad:
84
        fail

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.