OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [frv/] [fbug.cgs] - Blame information for rev 835

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
# frv testcase for fbug $FCCi,$hint,$label16
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global fbug
9
fbug:
10
        set_fcc         0x0 0
11
        fbug            fcc0,0,bad
12
        set_fcc         0x1 1
13
        fbug            fcc1,1,ok2
14
        fail
15
ok2:
16
        set_fcc         0x2 2
17
        fbug            fcc2,2,ok3
18
        fail
19
ok3:
20
        set_fcc         0x3 3
21
        fbug            fcc3,3,ok4
22
        fail
23
ok4:
24
        set_fcc         0x4 0
25
        fbug            fcc0,0,bad
26
        set_fcc         0x5 1
27
        fbug            fcc1,1,ok6
28
        fail
29
ok6:
30
        set_fcc         0x6 2
31
        fbug            fcc2,2,ok7
32
        fail
33
ok7:
34
        set_fcc         0x7 3
35
        fbug            fcc3,3,ok8
36
        fail
37
ok8:
38
        set_fcc         0x8 0
39
        fbug            fcc0,0,bad
40
        set_fcc         0x9 1
41
        fbug            fcc1,1,oka
42
        fail
43
oka:
44
        set_fcc         0xa 2
45
        fbug            fcc2,2,okb
46
        fail
47
okb:
48
        set_fcc         0xb 3
49
        fbug            fcc3,3,okc
50
        fail
51
okc:
52
        set_fcc         0xc 0
53
        fbug            fcc0,0,bad
54
        set_fcc         0xd 1
55
        fbug            fcc1,1,oke
56
        fail
57
oke:
58
        set_fcc         0xe 2
59
        fbug            fcc2,2,okf
60
        fail
61
okf:
62
        set_fcc         0xf 3
63
        fbug            fcc3,3,okg
64
        fail
65
okg:
66
 
67
        pass
68
bad:
69
        fail

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.