URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [frv/] [ftlt.cgs] - Blame information for rev 330

Go to most recent revision | Details | Compare with Previous | View Log


# frv testcase for ftlt $FCCi_2,$GRi,$GRj
# mach: all
 
        .include "testutils.inc"
 
        start
 
        .global ftlt
ftlt:
        and_spr_immed   -4081,tbr               ; clear tbr.tt
        set_gr_spr      tbr,gr7
        inc_gr_immed    2112,gr7                ; address of exception handler
        set_bctrlr_0_0  gr7     ; bctrlr 0,0
 
        set_spr_immed   128,lcr
        set_gr_immed    0,gr7
        set_gr_immed    4,gr8
 
        set_spr_addr    bad,lr
        set_fcc         0x0 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
 
        set_spr_addr    bad,lr
        set_fcc         0x1 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
 
        set_spr_addr    bad,lr
        set_fcc         0x2 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
 
        set_spr_addr    bad,lr
        set_fcc         0x3 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
 
        set_psr_et      1
        set_spr_addr    ok4,lr
        set_fcc         0x4 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
        fail
ok4:
        set_psr_et      1
        set_spr_addr    ok5,lr
        set_fcc         0x5 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
        fail
ok5:
        set_psr_et      1
        set_spr_addr    ok6,lr
        set_fcc         0x6 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
        fail
ok6:
        set_psr_et      1
        set_spr_addr    ok7,lr
        set_fcc         0x7 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
        fail
ok7:
        set_spr_addr    bad,lr
        set_fcc         0x8 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
 
        set_spr_addr    bad,lr
        set_fcc         0x9 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
 
        set_spr_addr    bad,lr
        set_fcc         0xa 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
 
        set_spr_addr    bad,lr
        set_fcc         0xb 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
 
        set_psr_et      1
        set_spr_addr    okc,lr
        set_fcc         0xc 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
        fail
okc:
        set_psr_et      1
        set_spr_addr    okd,lr
        set_fcc         0xd 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
        fail
okd:
        set_psr_et      1
        set_spr_addr    oke,lr
        set_fcc         0xe 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
        fail
oke:
        set_psr_et      1
        set_spr_addr    okf,lr
        set_fcc         0xf 0
        ftlt            fcc0,gr7,gr8    ; should branch to tbr + (128 + 4)*16
        fail
okf:
        pass
bad:
        fail

Line No.	Rev	Author	Line
1	330	jeremybenn	`# frv testcase for ftlt $FCCi_2,$GRi,$GRj`
2			`# mach: all`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global ftlt`
9			`ftlt:`
10			`and_spr_immed -4081,tbr ; clear tbr.tt`
11			`set_gr_spr tbr,gr7`
12			`inc_gr_immed 2112,gr7 ; address of exception handler`
13			`set_bctrlr_0_0 gr7 ; bctrlr 0,0`
14
15			`set_spr_immed 128,lcr`
16			`set_gr_immed 0,gr7`
17			`set_gr_immed 4,gr8`
18
19			`set_spr_addr bad,lr`
20			`set_fcc 0x0 0`
21			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
22
23			`set_spr_addr bad,lr`
24			`set_fcc 0x1 0`
25			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
26
27			`set_spr_addr bad,lr`
28			`set_fcc 0x2 0`
29			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
30
31			`set_spr_addr bad,lr`
32			`set_fcc 0x3 0`
33			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
34
35			`set_psr_et 1`
36			`set_spr_addr ok4,lr`
37			`set_fcc 0x4 0`
38			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
39			`fail`
40			`ok4:`
41			`set_psr_et 1`
42			`set_spr_addr ok5,lr`
43			`set_fcc 0x5 0`
44			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
45			`fail`
46			`ok5:`
47			`set_psr_et 1`
48			`set_spr_addr ok6,lr`
49			`set_fcc 0x6 0`
50			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
51			`fail`
52			`ok6:`
53			`set_psr_et 1`
54			`set_spr_addr ok7,lr`
55			`set_fcc 0x7 0`
56			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
57			`fail`
58			`ok7:`
59			`set_spr_addr bad,lr`
60			`set_fcc 0x8 0`
61			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
62
63			`set_spr_addr bad,lr`
64			`set_fcc 0x9 0`
65			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
66
67			`set_spr_addr bad,lr`
68			`set_fcc 0xa 0`
69			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
70
71			`set_spr_addr bad,lr`
72			`set_fcc 0xb 0`
73			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
74
75			`set_psr_et 1`
76			`set_spr_addr okc,lr`
77			`set_fcc 0xc 0`
78			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
79			`fail`
80			`okc:`
81			`set_psr_et 1`
82			`set_spr_addr okd,lr`
83			`set_fcc 0xd 0`
84			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
85			`fail`
86			`okd:`
87			`set_psr_et 1`
88			`set_spr_addr oke,lr`
89			`set_fcc 0xe 0`
90			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
91			`fail`
92			`oke:`
93			`set_psr_et 1`
94			`set_spr_addr okf,lr`
95			`set_fcc 0xf 0`
96			`ftlt fcc0,gr7,gr8 ; should branch to tbr + (128 + 4)*16`
97			`fail`
98			`okf:`
99			`pass`
100			`bad:`
101			`fail`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [frv/] [ftlt.cgs] - Blame information for rev 330