URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [srl3.cgs] - Blame information for rev 841

Details | Compare with Previous | View Log


# m32r testcase for srl3 $dr,$sr,#$simm16
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global srl3
srl3:
        mvi_h_gr  r4, 0
        mvi_h_gr  r5, 6
        srl3      r4, r5, #1
        test_h_gr r4, 3
 
        pass

Line No.	Rev	Author	Line
1	330	jeremybenn	`# m32r testcase for srl3 $dr,$sr,#$simm16`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global srl3`
9			`srl3:`
10			`mvi_h_gr r4, 0`
11			`mvi_h_gr r5, 6`
12			`srl3 r4, r5, #1`
13			`test_h_gr r4, 3`
14
15			`pass`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [srl3.cgs] - Blame information for rev 841