OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [unlock.cgs] - Blame information for rev 841

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
# m32r testcase for unlock $src1,@$src2
2
# mach(): m32r m32rx
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global unlock
9
unlock:
10
        mvaddr_h_gr r4, data_loc
11
        mvi_h_gr    r5, 1
12
 
13
        lock r5, @r4
14
 
15
        mvi_h_gr r5, 2
16
        unlock r5, @r4
17
 
18
        ld r6, @r4
19
        test_h_gr r6, 2
20
 
21
        mvi_h_gr r5, 0
22
        unlock r5, @r4  ; This should be a nop since the processor should be unlocked.
23
 
24
        ld r6, @r4
25
        test_h_gr r6, 2
26
 
27
        pass
28
 
29
data_loc:
30
        .word 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.