URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [xor.cgs] - Blame information for rev 841

Details | Compare with Previous | View Log


# m32r testcase for xor $dr,$sr
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global xor
xor:
 
        mvi_h_gr  r4, 3
        mvi_h_gr  r5, 6
        xor       r4, r5
        test_h_gr r4, 5
 
        pass

Line No.	Rev	Author	Line
1	330	jeremybenn	`# m32r testcase for xor $dr,$sr`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global xor`
9			`xor:`
10
11			`mvi_h_gr r4, 3`
12			`mvi_h_gr r5, 6`
13			`xor r4, r5`
14			`test_h_gr r4, 5`
15
16			`pass`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [xor.cgs] - Blame information for rev 841