URL https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [v850/] [v850.igen] - Blame information for rev 866

Go to most recent revision | Details | Compare with Previous | View Log

:option:::insn-bit-size:16
:option:::hi-bit-nr:15
 
 
:option:::format-names:I,II,III,IV,V,VI,VII,VIII,IX,X
:option:::format-names:XI,XII,XIII
:option:::format-names:XIV,XV
:option:::format-names:Z
 
 
:model:::v850:v850:
 
:option:::multi-sim:true
:model:::v850e:v850e:
:option:::multi-sim:true
:model:::v850e1:v850e1:
 
// Cache macros
 
:cache:::unsigned:reg1:RRRRR:(RRRRR)
:cache:::unsigned:reg2:rrrrr:(rrrrr)
:cache:::unsigned:reg3:wwwww:(wwwww)
 
:cache:::unsigned:disp4:dddd:(dddd)
:cache:::unsigned:disp5:dddd:(dddd << 1)
:cache:::unsigned:disp7:ddddddd:ddddddd
:cache:::unsigned:disp8:ddddddd:(ddddddd << 1)
:cache:::unsigned:disp8:dddddd:(dddddd << 2)
:cache:::unsigned:disp9:ddddd,ddd:SEXT32 ((ddddd << 4) + (ddd << 1), 9 - 1)
:cache:::unsigned:disp16:dddddddddddddddd:EXTEND16 (dddddddddddddddd)
:cache:::unsigned:disp16:ddddddddddddddd: EXTEND16 (ddddddddddddddd << 1)
:cache:::unsigned:disp22:dddddd,ddddddddddddddd: SEXT32 ((dddddd << 16) + (ddddddddddddddd << 1), 22 - 1)
 
:cache:::unsigned:imm5:iiiii:SEXT32 (iiiii, 4)
:cache:::unsigned:imm6:iiiiii:iiiiii
:cache:::unsigned:imm9:iiiii,IIII:SEXT ((IIII << 5) + iiiii, 9 - 1)
:cache:::unsigned:imm5:iiii:(32 - (iiii << 1))
:cache:::unsigned:simm16:iiiiiiiiiiiiiiii:EXTEND16 (iiiiiiiiiiiiiiii)
:cache:::unsigned:uimm16:iiiiiiiiiiiiiiii:iiiiiiiiiiiiiiii
:cache:::unsigned:imm32:iiiiiiiiiiiiiiii,IIIIIIIIIIIIIIII:(iiiiiiiiiiiiiiii < 16 + IIIIIIIIIIIIIIII)
:cache:::unsigned:uimm32:iiiiiiiiiiiiiiii,dddddddddddddddd:((iiiiiiiiiiiiiiii << 16) + dddddddddddddddd)
 
:cache:::unsigned:vector:iiiii:iiiii
 
:cache:::unsigned:list12:L,LLLLLLLLLLL:((L << 11) + LLLLLLLLLLL)
:cache:::unsigned:list18:LLLL,LLLLLLLLLLLL:((LLLL << 12) + LLLLLLLLLLLL)
 
:cache:::unsigned:bit3:bbb:bbb
 
 
// What do we do with an illegal instruction?
:internal::::illegal:
{
  sim_io_eprintf (SD, "Illegal instruction at address 0x%lx\n",
                  (unsigned long) cia);
  sim_engine_halt (SD, CPU, NULL, cia, sim_signalled, SIM_SIGILL);
}
 
 
 
// Add
 
rrrrr,001110,RRRRR:I:::add
"add r, r"
{
  COMPAT_1 (OP_1C0 ());
}
 
rrrrr,010010,iiiii:II:::add
"add ,r"
{
  COMPAT_1 (OP_240 ());
}
 
 
 
// ADDI
rrrrr,110000,RRRRR + iiiiiiiiiiiiiiii:VI:::addi
"addi , r, r"
{
  COMPAT_2 (OP_600 ());
}
 
 
 
// AND
rrrrr,001010,RRRRR:I:::and
"and r, r"
{
  COMPAT_1 (OP_140 ());
}
 
 
 
// ANDI
rrrrr,110110,RRRRR + iiiiiiiiiiiiiiii:VI:::andi
"andi , r, r"
{
  COMPAT_2 (OP_6C0 ());
}
 
 
 
// Map condition code to a string
:%s::::cccc:int cccc
{
  switch (cccc)
    {
    case 0xf: return "gt";
    case 0xe: return "ge";
    case 0x6: return "lt";
 
    case 0x7: return "le";
 
    case 0xb: return "h";
    case 0x9: return "nl";
    case 0x1: return "l";
 
    case 0x3: return "nh";
 
    case 0x2: return "e";
 
    case 0xa: return "ne";
 
    case 0x0: return "v";
    case 0x8: return "nv";
    case 0x4: return "n";
    case 0xc: return "p";
      /* case 0x1: return "c"; */
      /* case 0x9: return "nc"; */
      /* case 0x2: return "z"; */
      /* case 0xa: return "nz"; */
    case 0x5: return "r"; /* always */
    case 0xd: return "sa";
    }
  return "(null)";
}
 
 
// Bcond
ddddd,1011,ddd,cccc:III:::Bcond
"b%s "
{
  int cond;
  if ((ddddd == 0x00) && (ddd == 0x00) && (cccc == 0x05)) {
    // Special case - treat "br *" like illegal instruction
    sim_engine_halt (SD, CPU, NULL, cia, sim_stopped, SIM_SIGTRAP);
  } else {
    cond = condition_met (cccc);
    if (cond)
      nia = cia + disp9;
    TRACE_BRANCH1 (cond);
  }
}
 
 
 
// BSH
rrrrr,11111100000 + wwwww,01101000010:XII:::bsh
*v850e
*v850e1
"bsh r, r"
{
  unsigned32 value;
  TRACE_ALU_INPUT1 (GR[reg2]);
 
  value = (MOVED32 (GR[reg2], 23, 16, 31, 24)
           | MOVED32 (GR[reg2], 31, 24, 23, 16)
           | MOVED32 (GR[reg2], 7, 0, 15, 8)
           | MOVED32 (GR[reg2], 15, 8, 7, 0));
 
  GR[reg3] = value;
  PSW &= ~(PSW_Z | PSW_S | PSW_CY | PSW_OV);
  if ((value & 0xffff) == 0) PSW |= PSW_Z;
  if (value & 0x80000000) PSW |= PSW_S;
  if (((value & 0xff) == 0) || ((value & 0xff00) == 0)) PSW |= PSW_CY;
 
  TRACE_ALU_RESULT (GR[reg3]);
}
 
// BSW
rrrrr,11111100000 + wwwww,01101000000:XII:::bsw
*v850e
*v850e1
"bsw r, r"
{
#define WORDHASNULLBYTE(x) (((x) - 0x01010101) & ~(x)&0x80808080)
  unsigned32 value;
  TRACE_ALU_INPUT1 (GR[reg2]);
 
  value = GR[reg2];
  value >>= 24;
  value |= (GR[reg2] << 24);
  value |= ((GR[reg2] << 8) & 0x00ff0000);
  value |= ((GR[reg2] >> 8) & 0x0000ff00);
  GR[reg3] = value;
 
  PSW &= ~(PSW_Z | PSW_S | PSW_CY | PSW_OV);
 
  if (value == 0) PSW |= PSW_Z;
  if (value & 0x80000000) PSW |= PSW_S;
  if (WORDHASNULLBYTE (value)) PSW |= PSW_CY;
 
  TRACE_ALU_RESULT (GR[reg3]);
}
 
// CALLT
0000001000,iiiiii:II:::callt
*v850e
*v850e1
"callt "
{
  unsigned32 adr;
  unsigned32 off;
  CTPC  = cia + 2;
  CTPSW = PSW;
  adr = (CTBP & ~1) + (imm6 << 1);
  off = load_mem (adr, 2) & ~1; /* Force alignment */
  nia = (CTBP & ~1) + off;
  TRACE_BRANCH3 (adr, CTBP, off);
}
 
 
// CLR1
10,bbb,111110,RRRRR + dddddddddddddddd:VIII:::clr1
"clr1 , [r]"
{
  COMPAT_2 (OP_87C0 ());
}
 
rrrrr,111111,RRRRR + 0000000011100100:IX:::clr1
*v850e
*v850e1
"clr1 r, [r]"
{
  COMPAT_2 (OP_E407E0 ());
}
 
 
// CTRET
0000011111100000 + 0000000101000100:X:::ctret
*v850e
*v850e1
"ctret"
{
  nia  = (CTPC & ~1);
  PSW = (CTPSW & (CPU)->psw_mask);
  TRACE_BRANCH1 (PSW);
}
 
// CMOV
rrrrr,111111,RRRRR + wwwww,011001,cccc,0:XI:::cmov
*v850e
*v850e1
"cmov %s, r, r, r"
{
  int cond = condition_met (cccc);
  TRACE_ALU_INPUT3 (cond, GR[reg1], GR[reg2]);
  GR[reg3] = cond ? GR[reg1] : GR[reg2];
  TRACE_ALU_RESULT (GR[reg3]);
}
 
rrrrr,111111,iiiii + wwwww,011000,cccc,0:XII:::cmov
*v850e
*v850e1
"cmov %s, , r, r"
{
  int cond = condition_met (cccc);
  TRACE_ALU_INPUT3 (cond, imm5, GR[reg2]);
  GR[reg3] = cond ? imm5 : GR[reg2];
  TRACE_ALU_RESULT (GR[reg3]);
}
 
// CMP
rrrrr,001111,RRRRR:I:::cmp
"cmp r, r"
{
  COMPAT_1 (OP_1E0 ());
}
 
rrrrr,010011,iiiii:II:::cmp
"cmp , r"
{
  COMPAT_1 (OP_260 ());
}
 
 
 
// DI
0000011111100000 + 0000000101100000:X:::di
"di"
{
  COMPAT_2 (OP_16007E0 ());
}
 
 
 
// DISPOSE
// 0000011001,iiiii,L + LLLLLLLLLLL,00000:XIII:::dispose
// "dispose , "
0000011001,iiiii,L + LLLLLLLLLLL,RRRRR:XIII:::dispose
*v850e
*v850e1
"dispose , ":RRRRR == 0
"dispose , , [reg1]"
{
  int i;
  SAVE_2;
 
  trace_input ("dispose", OP_PUSHPOP1, 0);
 
  SP += (OP[3] & 0x3e) << 1;
 
  /* Load the registers with lower number registers being retrieved
     from higher addresses.  */
  for (i = 12; i--;)
    if ((OP[3] & (1 << type1_regs[ i ])))
      {
        State.regs[ 20 + i ] = load_mem (SP, 4);
        SP += 4;
      }
 
  if ((OP[3] & 0x1f0000) != 0)
    {
      nia = State.regs[ (OP[3] >> 16) & 0x1f];
    }
 
  trace_output (OP_PUSHPOP1);
}
 
 
// DIV
rrrrr,111111,RRRRR + wwwww,01011000000:XI:::div
*v850e
*v850e1
"div r, r, r"
{
  COMPAT_2 (OP_2C007E0 ());
}
 
 
// DIVH
rrrrr!0,000010,RRRRR!0:I:::divh
"divh r, r"
{
  unsigned32 ov, s, z;
  signed long int op0, op1, result;
 
  trace_input ("divh", OP_REG_REG, 0);
 
  PC = cia;
  OP[0] = instruction_0 & 0x1f;
  OP[1] = (instruction_0 >> 11) & 0x1f;
 
  /* Compute the result.  */
  op0 = EXTEND16 (State.regs[OP[0]]);
  op1 = State.regs[OP[1]];
 
  if (op0 == -1 && op1 == 0x80000000)
    {
      PSW &= ~PSW_Z;
      PSW |= PSW_OV | PSW_S;
      State.regs[OP[1]] = 0x80000000;
    }
  else if (op0 == 0)
    {
      PSW |= PSW_OV;
    }
  else
    {
      result = (signed32) op1 / op0;
      ov = 0;
 
      /* Compute the condition codes.  */
      z = (result == 0);
      s = (result & 0x80000000);
 
      /* Store the result and condition codes.  */
      State.regs[OP[1]] = result;
      PSW &= ~(PSW_Z | PSW_S | PSW_OV);
      PSW |= ((z ? PSW_Z : 0) | (s ? PSW_S : 0) | (ov ? PSW_OV : 0));
    }
 
  trace_output (OP_REG_REG);
 
  PC += 2;
  nia = PC;
}
 
rrrrr,111111,RRRRR + wwwww,01010000000:XI:::divh
*v850e
*v850e1
"divh r, r, r"
{
  COMPAT_2 (OP_28007E0 ());
}
 
 
// DIVHU
rrrrr,111111,RRRRR + wwwww,01010000010:XI:::divhu
*v850e
*v850e1
"divhu r, r, r"
{
  COMPAT_2 (OP_28207E0 ());
}
 
 
// DIVU
rrrrr,111111,RRRRR + wwwww,01011000010:XI:::divu
*v850e
*v850e1
"divu r, r, r"
{
  COMPAT_2 (OP_2C207E0 ());
}
 
 
// EI
1000011111100000 + 0000000101100000:X:::ei
"ei"
{
  COMPAT_2 (OP_16087E0 ());
}
 
 
 
// HALT
0000011111100000 + 0000000100100000:X:::halt
"halt"
{
  COMPAT_2 (OP_12007E0 ());
}
 
 
 
// HSW
rrrrr,11111100000 + wwwww,01101000100:XII:::hsw
*v850e
*v850e1
"hsw r, r"
{
  unsigned32 value;
  TRACE_ALU_INPUT1 (GR[reg2]);
 
  value = GR[reg2];
  value >>= 16;
  value |= (GR[reg2] << 16);
 
  GR[reg3] = value;
 
  PSW &= ~(PSW_Z | PSW_S | PSW_CY | PSW_OV);
 
  if (value == 0) PSW |= PSW_Z;
  if (value & 0x80000000) PSW |= PSW_S;
  if (((value & 0xffff) == 0) || (value & 0xffff0000) == 0) PSW |= PSW_CY;
 
  TRACE_ALU_RESULT (GR[reg3]);
}
 
 
 
// JARL
rrrrr!0,11110,dddddd + ddddddddddddddd,0:V:::jarl
"jarl , r"
{
  GR[reg2] = nia;
  nia = cia + disp22;
  TRACE_BRANCH1 (GR[reg2]);
}
 
 
 
// JMP
00000000011,RRRRR:I:::jmp
"jmp [r]"
{
  nia = GR[reg1] & ~1;
  TRACE_BRANCH0 ();
}
 
 
 
// JR
0000011110,dddddd + ddddddddddddddd,0:V:::jr
"jr "
{
  nia = cia + disp22;
  TRACE_BRANCH0 ();
}
 
 
 
// LD
rrrrr,111000,RRRRR + dddddddddddddddd:VII:::ld.b
"ld.b [r], r"
{
  COMPAT_2 (OP_700 ());
}
 
rrrrr,111001,RRRRR + ddddddddddddddd,0:VII:::ld.h
"ld.h [r], r"
{
  COMPAT_2 (OP_720 ());
}
 
rrrrr,111001,RRRRR + ddddddddddddddd,1:VII:::ld.w
"ld.w [r], r"
{
  COMPAT_2 (OP_10720 ());
}
 
rrrrr!0,11110,b,RRRRR + ddddddddddddddd,1:VII:::ld.bu
*v850e
*v850e1
"ld.bu [r], r"
{
  COMPAT_2 (OP_10780 ());
}
 
rrrrr!0,111111,RRRRR + ddddddddddddddd,1:VII:::ld.hu
*v850e
*v850e1
"ld.hu [r], r"
{
  COMPAT_2 (OP_107E0 ());
}
 
 
// LDSR
regID,111111,RRRRR + 0000000000100000:IX:::ldsr
"ldsr r, s"
{
  TRACE_ALU_INPUT1 (GR[reg1]);
 
  if (&PSW == &SR[regID])
    PSW = (GR[reg1] & (CPU)->psw_mask);
  else
    SR[regID] = GR[reg1];
 
  TRACE_ALU_RESULT (SR[regID]);
}
 
 
 
// MOV
rrrrr!0,000000,RRRRR:I:::mov
"mov r, r"
{
  TRACE_ALU_INPUT0 ();
  GR[reg2] = GR[reg1];
  TRACE_ALU_RESULT (GR[reg2]);
}
 
 
rrrrr!0,010000,iiiii:II:::mov
"mov , r"
{
  COMPAT_1 (OP_200 ());
}
 
00000110001,RRRRR + iiiiiiiiiiiiiiii + IIIIIIIIIIIIIIII:VI:::mov
*v850e
*v850e1
"mov , r"
{
  SAVE_2;
  trace_input ("mov", OP_IMM_REG, 4);
  State.regs[ OP[0] ] = load_mem (PC + 2, 4);
  trace_output (OP_IMM_REG);
}
 
 
 
// MOVEA
rrrrr!0,110001,RRRRR + iiiiiiiiiiiiiiii:VI:::movea
"movea , r, r"
{
  TRACE_ALU_INPUT2 (GR[reg1], simm16);
  GR[reg2] = GR[reg1] + simm16;
  TRACE_ALU_RESULT (GR[reg2]);
}
 
 
 
// MOVHI
rrrrr!0,110010,RRRRR + iiiiiiiiiiiiiiii:VI:::movhi
"movhi , r, r"
{
  COMPAT_2 (OP_640 ());
}
 
 
 
// MUL
rrrrr,111111,RRRRR + wwwww,01000100000:XI:::mul
*v850e
*v850e1
"mul r, r, r"
{
  COMPAT_2 (OP_22007E0 ());
}
 
rrrrr,111111,iiiii + wwwww,01001,IIII,00:XII:::mul
*v850e
*v850e1
"mul , r, r"
{
  COMPAT_2 (OP_24007E0 ());
}
 
 
// MULH
rrrrr!0,000111,RRRRR:I:::mulh
"mulh r, r"
{
  COMPAT_1 (OP_E0 ());
}
 
rrrrr!0,010111,iiiii:II:::mulh
"mulh , r"
{
  COMPAT_1 (OP_2E0 ());
}
 
 
 
// MULHI
rrrrr!0,110111,RRRRR + iiiiiiiiiiiiiiii:VI:::mulhi
"mulhi , r, r"
{
  COMPAT_2 (OP_6E0 ());
}
 
 
 
// MULU
rrrrr,111111,RRRRR + wwwww,01000100010:XI:::mulu
*v850e
*v850e1
"mulu r, r, r"
{
  COMPAT_2 (OP_22207E0 ());
}
 
rrrrr,111111,iiiii + wwwww,01001,IIII,10:XII:::mulu
*v850e
*v850e1
"mulu , r, r"
{
  COMPAT_2 (OP_24207E0 ());
}
 
 
 
// NOP
0000000000000000:I:::nop
"nop"
{
  /* do nothing, trace nothing */
}
 
 
 
// NOT
rrrrr,000001,RRRRR:I:::not
"not r, r"
{
  COMPAT_1 (OP_20 ());
}
 
 
 
// NOT1
01,bbb,111110,RRRRR + dddddddddddddddd:VIII:::not1
"not1 , [r]"
{
  COMPAT_2 (OP_47C0 ());
}
 
rrrrr,111111,RRRRR + 0000000011100010:IX:::not1
*v850e
*v850e1
"not1 r, r"
{
  COMPAT_2 (OP_E207E0 ());
}
 
 
 
// OR
rrrrr,001000,RRRRR:I:::or
"or r, r"
{
  COMPAT_1 (OP_100 ());
}
 
 
 
// ORI
rrrrr,110100,RRRRR + iiiiiiiiiiiiiiii:VI:::ori
"ori , r, r"
{
  COMPAT_2 (OP_680 ());
}
 
 
 
// PREPARE
0000011110,iiiii,L + LLLLLLLLLLL,00001:XIII:::prepare
*v850e
*v850e1
"prepare , "
{
  int  i;
  SAVE_2;
 
  trace_input ("prepare", OP_PUSHPOP1, 0);
 
  /* Store the registers with lower number registers being placed at
     higher addresses.  */
  for (i = 0; i < 12; i++)
    if ((OP[3] & (1 << type1_regs[ i ])))
      {
        SP -= 4;
        store_mem (SP, 4, State.regs[ 20 + i ]);
      }
 
  SP -= (OP[3] & 0x3e) << 1;
 
  trace_output (OP_PUSHPOP1);
}
 
 
0000011110,iiiii,L + LLLLLLLLLLL,00011:XIII:::prepare00
*v850e
*v850e1
"prepare , , sp"
{
  COMPAT_2 (OP_30780 ());
}
 
0000011110,iiiii,L + LLLLLLLLLLL,01011 + iiiiiiiiiiiiiiii:XIII:::prepare01
*v850e
*v850e1
"prepare , , "
{
  COMPAT_2 (OP_B0780 ());
}
 
0000011110,iiiii,L + LLLLLLLLLLL,10011 + iiiiiiiiiiiiiiii:XIII:::prepare10
*v850e
*v850e1
"prepare , , "
{
  COMPAT_2 (OP_130780 ());
}
 
0000011110,iiiii,L + LLLLLLLLLLL,11011 + iiiiiiiiiiiiiiii + dddddddddddddddd:XIII:::prepare11
*v850e
*v850e1
"prepare , , "
{
  COMPAT_2 (OP_1B0780 ());
}
 
 
 
// RETI
0000011111100000 + 0000000101000000:X:::reti
"reti"
{
  if ((PSW & PSW_EP))
    {
      nia = (EIPC & ~1);
      PSW = EIPSW;
    }
  else if ((PSW & PSW_NP))
    {
      nia = (FEPC & ~1);
      PSW = FEPSW;
    }
  else
    {
      nia = (EIPC & ~1);
      PSW = EIPSW;
    }
  TRACE_BRANCH1 (PSW);
}
 
 
 
// SAR
rrrrr,111111,RRRRR + 0000000010100000:IX:::sar
"sar r, r"
{
  COMPAT_2 (OP_A007E0 ());
}
 
rrrrr,010101,iiiii:II:::sar
"sar , r"
{
  COMPAT_1 (OP_2A0 ());
}
 
 
 
// SASF
rrrrr,1111110,cccc + 0000001000000000:IX:::sasf
*v850e
*v850e1
"sasf %s, r"
{
  COMPAT_2 (OP_20007E0 ());
}
 
 
 
 
// SATADD
rrrrr!0,000110,RRRRR:I:::satadd
"satadd r, r"
{
  COMPAT_1 (OP_C0 ());
}
 
rrrrr!0,010001,iiiii:II:::satadd
"satadd , r"
{
  COMPAT_1 (OP_220 ());
}
 
 
 
// SATSUB
rrrrr!0,000101,RRRRR:I:::satsub
"satsub r, r"
{
  COMPAT_1 (OP_A0 ());
}
 
 
 
// SATSUBI
rrrrr!0,110011,RRRRR + iiiiiiiiiiiiiiii:VI:::satsubi
"satsubi , r, r"
{
  COMPAT_2 (OP_660 ());
}
 
 
 
// SATSUBR
rrrrr!0,000100,RRRRR:I:::satsubr
"satsubr r, r"
{
  COMPAT_1 (OP_80 ());
}
 
 
 
// SETF
rrrrr,1111110,cccc + 0000000000000000:IX:::setf
"setf %s, r"
{
  COMPAT_2 (OP_7E0 ());
}
 
 
 
// SET1
00,bbb,111110,RRRRR + dddddddddddddddd:VIII:::set1
"set1 , [r]"
{
  COMPAT_2 (OP_7C0 ());
}
 
rrrrr,111111,RRRRR + 0000000011100000:IX:::set1
*v850e
*v850e1
"set1 r, [r]"
{
  COMPAT_2 (OP_E007E0 ());
}
 
 
 
// SHL
rrrrr,111111,RRRRR + 0000000011000000:IX:::shl
"shl r, r"
{
  COMPAT_2 (OP_C007E0 ());
}
 
rrrrr,010110,iiiii:II:::shl
"shl , r"
{
  COMPAT_1 (OP_2C0 ());
}
 
 
 
// SHR
rrrrr,111111,RRRRR + 0000000010000000:IX:::shr
"shr r, r"
{
  COMPAT_2 (OP_8007E0 ());
}
 
rrrrr,010100,iiiii:II:::shr
"shr , r"
{
  COMPAT_1 (OP_280 ());
}
 
 
 
// SLD
rrrrr,0110,ddddddd:IV:::sld.b
"sld.bu [ep], r":(PSW & PSW_US)
"sld.b [ep], r"
{
  unsigned32 addr = EP + disp7;
  unsigned32 result = load_mem (addr, 1);
  if (PSW & PSW_US)
    {
      GR[reg2] = result;
      TRACE_LD_NAME ("sld.bu", addr, result);
    }
  else
    {
      result = EXTEND8 (result);
      GR[reg2] = result;
      TRACE_LD (addr, result);
    }
}
 
rrrrr,1000,ddddddd:IV:::sld.h
"sld.hu [ep], r":(PSW & PSW_US)
"sld.h [ep], r"
{
  unsigned32 addr = EP + disp8;
  unsigned32 result = load_mem (addr, 2);
  if (PSW & PSW_US)
    {
      GR[reg2] = result;
      TRACE_LD_NAME ("sld.hu", addr, result);
    }
  else
    {
      result = EXTEND16 (result);
      GR[reg2] = result;
      TRACE_LD (addr, result);
    }
}
 
rrrrr,1010,dddddd,0:IV:::sld.w
"sld.w [ep], r"
{
  unsigned32 addr = EP + disp8;
  unsigned32 result = load_mem (addr, 4);
  GR[reg2] = result;
  TRACE_LD (addr, result);
}
 
rrrrr!0,0000110,dddd:IV:::sld.bu
*v850e
*v850e1
"sld.b [ep], r":(PSW & PSW_US)
"sld.bu [ep], r"
{
  unsigned32 addr = EP + disp4;
  unsigned32 result = load_mem (addr, 1);
  if (PSW & PSW_US)
    {
      result = EXTEND8 (result);
      GR[reg2] = result;
      TRACE_LD_NAME ("sld.b", addr, result);
    }
  else
    {
      GR[reg2] = result;
      TRACE_LD (addr, result);
    }
}
 
rrrrr!0,0000111,dddd:IV:::sld.hu
*v850e
*v850e1
"sld.h [ep], r":(PSW & PSW_US)
"sld.hu [ep], r"
{
  unsigned32 addr = EP + disp5;
  unsigned32 result = load_mem (addr, 2);
  if (PSW & PSW_US)
    {
      result = EXTEND16 (result);
      GR[reg2] = result;
      TRACE_LD_NAME ("sld.h", addr, result);
    }
  else
    {
      GR[reg2] = result;
      TRACE_LD (addr, result);
    }
}
 
// SST
rrrrr,0111,ddddddd:IV:::sst.b
"sst.b r, [ep]"
{
  COMPAT_1 (OP_380 ());
}
 
rrrrr,1001,ddddddd:IV:::sst.h
"sst.h r, [ep]"
{
  COMPAT_1 (OP_480 ());
}
 
rrrrr,1010,dddddd,1:IV:::sst.w
"sst.w r, [ep]"
{
  COMPAT_1 (OP_501 ());
}
 
// ST
rrrrr,111010,RRRRR + dddddddddddddddd:VII:::st.b
"st.b r, [r]"
{
  COMPAT_2 (OP_740 ());
}
 
rrrrr,111011,RRRRR + ddddddddddddddd,0:VII:::st.h
"st.h r, [r]"
{
  COMPAT_2 (OP_760 ());
}
 
rrrrr,111011,RRRRR + ddddddddddddddd,1:VII:::st.w
"st.w r, [r]"
{
  COMPAT_2 (OP_10760 ());
}
 
// STSR
rrrrr,111111,regID + 0000000001000000:IX:::stsr
"stsr s, r"
{
  TRACE_ALU_INPUT1 (SR[regID]);
  GR[reg2] = SR[regID];
  TRACE_ALU_RESULT (GR[reg2]);
}
 
// SUB
rrrrr,001101,RRRRR:I:::sub
"sub r, r"
{
  COMPAT_1 (OP_1A0 ());
}
 
// SUBR
rrrrr,001100,RRRRR:I:::subr
"subr r, r"
{
  COMPAT_1 (OP_180 ());
}
 
// SWITCH
00000000010,RRRRR:I:::switch
*v850e
*v850e1
"switch r"
{
  unsigned long adr;
  SAVE_1;
  trace_input ("switch", OP_REG, 0);
  adr = (cia + 2) + (State.regs[ reg1 ] << 1);
  nia = (cia + 2) + (EXTEND16 (load_mem (adr, 2)) << 1);
  trace_output (OP_REG);
}
 
// SXB
00000000101,RRRRR:I:::sxb
*v850e
*v850e1
"sxb r"
{
  TRACE_ALU_INPUT1 (GR[reg1]);
  GR[reg1] = EXTEND8 (GR[reg1]);
  TRACE_ALU_RESULT (GR[reg1]);
}
 
// SXH
00000000111,RRRRR:I:::sxh
*v850e
*v850e1
"sxh r"
{
  TRACE_ALU_INPUT1 (GR[reg1]);
  GR[reg1] = EXTEND16 (GR[reg1]);
  TRACE_ALU_RESULT (GR[reg1]);
}
 
// TRAP
00000111111,iiiii + 0000000100000000:X:::trap
"trap "
{
  COMPAT_2 (OP_10007E0 ());
}
 
// TST
rrrrr,001011,RRRRR:I:::tst
"tst r, r"
{
  COMPAT_1 (OP_160 ());
}
 
// TST1
11,bbb,111110,RRRRR + dddddddddddddddd:VIII:::tst1
"tst1 , [r]"
{
  COMPAT_2 (OP_C7C0 ());
}
 
rrrrr,111111,RRRRR + 0000000011100110:IX:::tst1
*v850e
*v850e1
"tst1 r, [r]"
{
  COMPAT_2 (OP_E607E0 ());
}
 
// XOR
rrrrr,001001,RRRRR:I:::xor
"xor r, r"
{
  COMPAT_1 (OP_120 ());
}
 
// XORI
rrrrr,110101,RRRRR + iiiiiiiiiiiiiiii:VI:::xori
"xori , r, r"
{
  COMPAT_2 (OP_6A0 ());
}
 
// ZXB
00000000100,RRRRR:I:::zxb
*v850e
*v850e1
"zxb r"
{
  TRACE_ALU_INPUT1 (GR[reg1]);
  GR[reg1] = GR[reg1] & 0xff;
  TRACE_ALU_RESULT (GR[reg1]);
}
 
// ZXH
00000000110,RRRRR:I:::zxh
*v850e
*v850e1
"zxh r"
{
  TRACE_ALU_INPUT1 (GR[reg1]);
  GR[reg1] = GR[reg1] & 0xffff;
  TRACE_ALU_RESULT (GR[reg1]);
}
 
// Right field must be zero so that it doesn't clash with DIVH
// Left field must be non-zero so that it doesn't clash with SWITCH
11111,000010,00000:I:::break
*v850
*v850e
{
  sim_engine_halt (SD, CPU, NULL, cia, sim_stopped, SIM_SIGTRAP);
}
 
11111,000010,00000:I:::dbtrap
*v850e1
"dbtrap"
{
  DBPC = cia + 2;
  DBPSW = PSW;
  PSW = PSW | (PSW_NP | PSW_EP | PSW_ID);
  PC = 0x00000060;
  nia = 0x00000060;
  TRACE_BRANCH0 ();
}
 
// New breakpoint: 0x7E0 0x7E0
00000,111111,00000 + 00000,11111,100000:X:::ilgop
{
  sim_engine_halt (SD, CPU, NULL, cia, sim_stopped, SIM_SIGTRAP);
}
 
// Return from debug trap: 0x146007e0
0000011111100000 + 0000000101000110:X:::dbret
*v850e1
"dbret"
{
  nia = DBPC;
  PSW = DBPSW;
  TRACE_BRANCH1 (PSW);
}
Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [v850/] [v850.igen] - Blame information for rev 866

Line No.	Rev	Author	Line
1	330	jeremybenn	`:option:::insn-bit-size:16`
2			`:option:::hi-bit-nr:15`
3
4
5			`:option:::format-names:I,II,III,IV,V,VI,VII,VIII,IX,X`
6			`:option:::format-names:XI,XII,XIII`
7			`:option:::format-names:XIV,XV`
8			`:option:::format-names:Z`
9
10
11			`:model:::v850:v850:`
12
13			`:option:::multi-sim:true`
14			`:model:::v850e:v850e:`
15			`:option:::multi-sim:true`
16			`:model:::v850e1:v850e1:`
17
18			`// Cache macros`
19
20			`:cache:::unsigned:reg1:RRRRR:(RRRRR)`
21			`:cache:::unsigned:reg2:rrrrr:(rrrrr)`
22			`:cache:::unsigned:reg3:wwwww:(wwwww)`
23
24			`:cache:::unsigned:disp4:dddd:(dddd)`
25			`:cache:::unsigned:disp5:dddd:(dddd << 1)`
26			`:cache:::unsigned:disp7:ddddddd:ddddddd`
27			`:cache:::unsigned:disp8:ddddddd:(ddddddd << 1)`
28			`:cache:::unsigned:disp8:dddddd:(dddddd << 2)`
29			`:cache:::unsigned:disp9:ddddd,ddd:SEXT32 ((ddddd << 4) + (ddd << 1), 9 - 1)`
30			`:cache:::unsigned:disp16:dddddddddddddddd:EXTEND16 (dddddddddddddddd)`
31			`:cache:::unsigned:disp16:ddddddddddddddd: EXTEND16 (ddddddddddddddd << 1)`
32			`:cache:::unsigned:disp22:dddddd,ddddddddddddddd: SEXT32 ((dddddd << 16) + (ddddddddddddddd << 1), 22 - 1)`
33
34			`:cache:::unsigned:imm5:iiiii:SEXT32 (iiiii, 4)`
35			`:cache:::unsigned:imm6:iiiiii:iiiiii`
36			`:cache:::unsigned:imm9:iiiii,IIII:SEXT ((IIII << 5) + iiiii, 9 - 1)`
37			`:cache:::unsigned:imm5:iiii:(32 - (iiii << 1))`
38			`:cache:::unsigned:simm16:iiiiiiiiiiiiiiii:EXTEND16 (iiiiiiiiiiiiiiii)`
39			`:cache:::unsigned:uimm16:iiiiiiiiiiiiiiii:iiiiiiiiiiiiiiii`
40			`:cache:::unsigned:imm32:iiiiiiiiiiiiiiii,IIIIIIIIIIIIIIII:(iiiiiiiiiiiiiiii < 16 + IIIIIIIIIIIIIIII)`