OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [newlib-1.18.0/] [libgloss/] [bfin/] [bf561a.ld] - Blame information for rev 829

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
/*
2
 * The default linker script for standalone executables running on
3
 * Core A of ADSP-BF561 processor (dual core).
4
 *
5
 * Copyright (C) 2008 Analog Devices, Inc.
6
 *
7
 * The authors hereby grant permission to use, copy, modify, distribute,
8
 * and license this software and its documentation for any purpose, provided
9
 * that existing copyright notices are retained in all copies and that this
10
 * notice is included verbatim in any distributions. No written agreement,
11
 * license, or royalty fee is required for any of the authorized uses.
12
 * Modifications to this software may be copyrighted by their authors
13
 * and need not follow the licensing terms described here, provided that
14
 * the new terms are clearly indicated on the first page of each file where
15
 * they apply.
16
 */
17
 
18
MEMORY
19
{
20
  MEM_L1_CODE : ORIGIN = 0xFFA00000, LENGTH = 0x4000
21
  MEM_L1_CODE_CACHE : ORIGIN = 0xFFA10000, LENGTH = 0x4000
22
  MEM_L1_SCRATCH : ORIGIN = 0xFFB00000, LENGTH = 0x1000
23
  MEM_L1_DATA_B : ORIGIN = 0xFF900000, LENGTH = 0x8000
24
  MEM_L1_DATA_A : ORIGIN = 0xFF800000, LENGTH = 0x8000
25
 
26
  B_MEM_L1_CODE : ORIGIN = 0xFF600000, LENGTH = 0x0
27
  B_MEM_L1_CODE_CACHE : ORIGIN = 0xFF610000, LENGTH = 0x0
28
  B_MEM_L1_SCRATCH : ORIGIN = 0xFF700000, LENGTH = 0x0
29
  B_MEM_L1_DATA_B : ORIGIN = 0xFF500000, LENGTH = 0x0
30
  B_MEM_L1_DATA_A : ORIGIN = 0xFF400000, LENGTH = 0x0
31
 
32
  MEM_L2 : ORIGIN = 0xFEB08000, LENGTH = 0x8000
33
  MEM_L2_SHARED : ORIGIN = 0xFEB10000, LENGTH = 0x10000
34
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.