OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [newlib-1.18.0/] [libgloss/] [mips/] [idtmon.S] - Blame information for rev 841

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
/*
2
 * idtmon.S -- lo-level entry points into IDT monitor.
3
 *
4
 * Copyright (c) 1996 Cygnus Support
5
 *
6
 * The authors hereby grant permission to use, copy, modify, distribute,
7
 * and license this software and its documentation for any purpose, provided
8
 * that existing copyright notices are retained in all copies and that this
9
 * notice is included verbatim in any distributions. No written agreement,
10
 * license, or royalty fee is required for any of the authorized uses.
11
 * Modifications to this software may be copyrighted by their authors
12
 * and need not follow the licensing terms described here, provided that
13
 * the new terms are clearly indicated on the first page of each file where
14
 * they apply.
15
 */
16
 
17
#ifdef __mips16
18
/* This file contains 32 bit assembly code.  */
19
        .set nomips16
20
#endif
21
 
22
#include "regs.S"
23
 
24
        .text
25
        .align  2
26
 
27
/* Provide named functions for entry into the IDT monitor: */
28
#define INDIRECT(name,index)                    \
29
        .globl  name;                           \
30
        .ent    name;                           \
31
name:   la      $2,+(0xbfc00000+((index)*8));   \
32
        j       $2;                             \
33
        .end name
34
 
35
/* The following magic numbers are for the slots into the IDT monitor: */
36
INDIRECT(open,6)
37
INDIRECT(read,7)
38
INDIRECT(write,8)
39
INDIRECT(close,10)
40
INDIRECT(inbyte,11)
41
INDIRECT(outbyte,12)
42
INDIRECT(mon_printf,16)
43
INDIRECT(_flush_cache,28)
44
INDIRECT(get_mem_info,55)       /* expects pointer to three word vector */
45
 
46
/* EOF idtmon.S */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.