OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [newlib-1.18.0/] [newlib/] [libm/] [machine/] [spu/] [headers/] [frexpf.h] - Blame information for rev 859

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
/*
2
  (C) Copyright 2001,2006,
3
  International Business Machines Corporation,
4
  Sony Computer Entertainment, Incorporated,
5
  Toshiba Corporation,
6
 
7
  All rights reserved.
8
 
9
  Redistribution and use in source and binary forms, with or without
10
  modification, are permitted provided that the following conditions are met:
11
 
12
    * Redistributions of source code must retain the above copyright notice,
13
  this list of conditions and the following disclaimer.
14
    * Redistributions in binary form must reproduce the above copyright
15
  notice, this list of conditions and the following disclaimer in the
16
  documentation and/or other materials provided with the distribution.
17
    * Neither the names of the copyright holders nor the names of their
18
  contributors may be used to endorse or promote products derived from this
19
  software without specific prior written permission.
20
 
21
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
22
  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
23
  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
24
  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
25
  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
26
  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
27
  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
28
  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
29
  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
30
  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
31
  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32
*/
33
#ifndef _FREXPF_H_
34
#define _FREXPF_H_      1
35
 
36
#include <spu_intrinsics.h>
37
#include "headers/vec_literal.h"
38
 
39
/* Return the normalized fraction and exponent to the number x.
40
 */
41
static __inline float _frexpf(float x, int *pexp)
42
{
43
  vec_int4 exp;
44
  vec_uint4 mask;
45
  vec_uint4 exp_mask = VEC_SPLAT_U32(0x7F800000);
46
  vec_float4 half = VEC_SPLAT_F32(0.5f);
47
  vec_float4 in, mant;
48
 
49
  in = spu_promote(x, 0);
50
 
51
  /* Normalize the mantissa (fraction part).
52
   */
53
  mant = spu_sel(in, half, exp_mask);
54
 
55
  /* Zero the mantissa if the input is a denorm or zero
56
   */
57
  exp = spu_and(spu_rlmask((vec_int4)in, -23), 0xFF);
58
  mask = spu_cmpeq(exp, 0);
59
  mant = spu_andc(mant, (vec_float4)mask);
60
 
61
  /* Zero exponent if zero or denorm input. Otherwise, compute
62
   * exponent by removing the bias.
63
   */
64
  exp = spu_andc(spu_add(exp, -126), (vec_int4)mask);
65
  *pexp = spu_extract(exp, 0);
66
 
67
  return (spu_extract(mant, 0));
68
}
69
#endif /* _FREXPF_H_ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.