URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_dc_tag.v] - Blame information for rev 141

Go to most recent revision | Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  OR1200's DC TAG RAMs                                        ////
////                                                              ////
////  This file is part of the OpenRISC 1200 project              ////
////  http://www.opencores.org/cores/or1k/                        ////
////                                                              ////
////  Description                                                 ////
////  Instatiation of data cache tag rams.                        ////
////                                                              ////
////  To Do:                                                      ////
////   - make it smaller and faster                               ////
////                                                              ////
////  Author(s):                                                  ////
////      - Damjan Lampret, lampret@opencores.org                 ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: or1200_dc_tag.v,v $
// Revision 2.0  2010/06/30 11:00:00  ORSoC
// Minor update: 
// Coding style changed.
//
// Revision 1.5  2004/06/08 18:17:36  lampret
// Non-functional changes. Coding style fixes.
//
// Revision 1.4  2004/04/05 08:29:57  lampret
// Merged branch_qmem into main tree.
//
// Revision 1.2.4.1  2003/12/09 11:46:48  simons
// Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.
//
// Revision 1.2  2002/10/17 20:04:40  lampret
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
//
// Revision 1.1  2002/01/03 08:16:15  lampret
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
//
// Revision 1.8  2001/10/21 17:57:16  lampret
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
//
// Revision 1.7  2001/10/14 13:12:09  lampret
// MP3 version.
//
// Revision 1.1.1.1  2001/10/06 10:18:36  igorm
// no message
//
// Revision 1.2  2001/08/09 13:39:33  lampret
// Major clean-up.
//
// Revision 1.1  2001/07/20 00:46:03  lampret
// Development version of RTL. Libraries are missing.
//
//
 
// synopsys translate_off
`include "timescale.v"
// synopsys translate_on
`include "or1200_defines.v"
 
module or1200_dc_tag(
        // Clock and reset
        clk, rst,
 
`ifdef OR1200_BIST
        // RAM BIST
        mbist_si_i, mbist_so_o, mbist_ctrl_i,
`endif
 
        // Internal i/f
        addr, en, we, datain, tag_v, tag
);
 
parameter dw = `OR1200_DCTAG_W;
parameter aw = `OR1200_DCTAG;
 
//
// I/O
//
input                           clk;
input                           rst;
input   [aw-1:0]         addr;
input                           en;
input                           we;
input   [dw-1:0]         datain;
output                          tag_v;
output  [dw-2:0]         tag;
 
`ifdef OR1200_BIST
//
// RAM BIST
//
input mbist_si_i;
input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
output mbist_so_o;
`endif
 
`ifdef OR1200_NO_DC
 
//
// Data cache not implemented
//
assign tag = {dw-1{1'b0}};
assign tag_v = 1'b0;
`ifdef OR1200_BIST
assign mbist_so_o = mbist_si_i;
`endif
 
`else
 
//
// Instantiation of TAG RAM block
//
`ifdef OR1200_DC_1W_4KB
   or1200_spram #
     (
      .aw(8),
      .dw(21)
      )
`endif
`ifdef OR1200_DC_1W_8KB
   or1200_spram #
     (
      .aw(9),
      .dw(20)
      )
`endif
   dc_tag0
     (
`ifdef OR1200_BIST
      // RAM BIST
      .mbist_si_i(mbist_si_i),
      .mbist_so_o(mbist_so_o),
      .mbist_ctrl_i(mbist_ctrl_i),
`endif
      .clk(clk),
      .ce(en),
      .we(we),
      .addr(addr),
      .di(datain),
      .doq({tag, tag_v})
      );
`endif
 
endmodule // or1200_dc_tag

Line No.	Rev	Author	Line
1	10	unneback	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// OR1200's DC TAG RAMs ////`
4			`//// ////`
5			`//// This file is part of the OpenRISC 1200 project ////`
6			`//// http://www.opencores.org/cores/or1k/ ////`
7			`//// ////`
8			`//// Description ////`
9			`//// Instatiation of data cache tag rams. ////`
10			`//// ////`
11			`//// To Do: ////`
12			`//// - make it smaller and faster ////`
13			`//// ////`
14			`//// Author(s): ////`
15			`//// - Damjan Lampret, lampret@opencores.org ////`
16			`//// ////`
17			`//////////////////////////////////////////////////////////////////////`
18			`//// ////`
19			`//// Copyright (C) 2000 Authors and OPENCORES.ORG ////`
20			`//// ////`
21			`//// This source file may be used and distributed without ////`
22			`//// restriction provided that this copyright statement is not ////`
23			`//// removed from the file and that any derivative work contains ////`
24			`//// the original copyright notice and the associated disclaimer. ////`
25			`//// ////`
26			`//// This source file is free software; you can redistribute it ////`
27			`//// and/or modify it under the terms of the GNU Lesser General ////`
28			`//// Public License as published by the Free Software Foundation; ////`
29			`//// either version 2.1 of the License, or (at your option) any ////`
30			`//// later version. ////`
31			`//// ////`
32			`//// This source is distributed in the hope that it will be ////`
33			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
34			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
35			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
36			`//// details. ////`
37			`//// ////`
38			`//// You should have received a copy of the GNU Lesser General ////`
39			`//// Public License along with this source; if not, download it ////`
40			`//// from http://www.opencores.org/lgpl.shtml ////`
41			`//// ////`
42			`//////////////////////////////////////////////////////////////////////`
43			`//`
44			`// CVS Revision History`
45			`//`
46	141	marcus.erl	`// $Log: or1200_dc_tag.v,v $`
47			`// Revision 2.0 2010/06/30 11:00:00 ORSoC`
48			`// Minor update:`
49			`// Coding style changed.`
50			`//`
51			`// Revision 1.5 2004/06/08 18:17:36 lampret`
52			`// Non-functional changes. Coding style fixes.`
53			`//`
54	10	unneback	`// Revision 1.4 2004/04/05 08:29:57 lampret`
55			`// Merged branch_qmem into main tree.`
56			`//`
57			`// Revision 1.2.4.1 2003/12/09 11:46:48 simons`
58			`// Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.`
59			`//`
60			`// Revision 1.2 2002/10/17 20:04:40 lampret`
61			`// Added BIST scan. Special VS RAMs need to be used to implement BIST.`
62			`//`
63			`// Revision 1.1 2002/01/03 08:16:15 lampret`
64			`// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.`
65			`//`
66			`// Revision 1.8 2001/10/21 17:57:16 lampret`
67			`// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.`
68			`//`
69			`// Revision 1.7 2001/10/14 13:12:09 lampret`
70			`// MP3 version.`
71			`//`
72			`// Revision 1.1.1.1 2001/10/06 10:18:36 igorm`
73			`// no message`
74			`//`
75			`// Revision 1.2 2001/08/09 13:39:33 lampret`
76			`// Major clean-up.`
77			`//`
78			`// Revision 1.1 2001/07/20 00:46:03 lampret`
79			`// Development version of RTL. Libraries are missing.`
80			`//`
81			`//`
82
83			`// synopsys translate_off`
84			`include "timescale.v"
85			`// synopsys translate_on`
86			`include "or1200_defines.v"
87
88			`module or1200_dc_tag(`
89			`// Clock and reset`
90			`clk, rst,`
91
92			`ifdef OR1200_BIST
93			`// RAM BIST`
94			`mbist_si_i, mbist_so_o, mbist_ctrl_i,`
95			`endif
96
97			`// Internal i/f`
98			`addr, en, we, datain, tag_v, tag`
99			`);`
100
101			parameter dw = `OR1200_DCTAG_W;
102			parameter aw = `OR1200_DCTAG;
103
104			`//`
105			`// I/O`
106			`//`
107			`input clk;`
108			`input rst;`
109			`input [aw-1:0] addr;`
110			`input en;`
111			`input we;`
112			`input [dw-1:0] datain;`
113			`output tag_v;`
114			`output [dw-2:0] tag;`
115
116			`ifdef OR1200_BIST
117			`//`
118			`// RAM BIST`
119			`//`
120			`input mbist_si_i;`
121			input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
122			`output mbist_so_o;`
123			`endif
124
125			`ifdef OR1200_NO_DC
126
127			`//`
128			`// Data cache not implemented`
129			`//`
130			`assign tag = {dw-1{1'b0}};`
131			`assign tag_v = 1'b0;`
132			`ifdef OR1200_BIST
133			`assign mbist_so_o = mbist_si_i;`
134			`endif
135
136			`else
137
138			`//`
139			`// Instantiation of TAG RAM block`
140			`//`
141			`ifdef OR1200_DC_1W_4KB
142	141	marcus.erl	`or1200_spram #`
143			`(`
144			`.aw(8),`
145			`.dw(21)`
146			`)`
147	10	unneback	`endif
148			`ifdef OR1200_DC_1W_8KB
149	141	marcus.erl	`or1200_spram #`
150			`(`
151			`.aw(9),`
152			`.dw(20)`
153			`)`
154	10	unneback	`endif
155	141	marcus.erl	`dc_tag0`
156			`(`
157	10	unneback	`ifdef OR1200_BIST
158	141	marcus.erl	`// RAM BIST`
159			`.mbist_si_i(mbist_si_i),`
160			`.mbist_so_o(mbist_so_o),`
161			`.mbist_ctrl_i(mbist_ctrl_i),`
162	10	unneback	`endif
163	141	marcus.erl	`.clk(clk),`
164			`.ce(en),`
165			`.we(we),`
166			`.addr(addr),`
167			`.di(datain),`
168			`.doq({tag, tag_v})`
169			`);`
170	10	unneback	`endif
171
172	141	marcus.erl	`endmodule // or1200_dc_tag`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_dc_tag.v] - Blame information for rev 141