URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_immu_tlb.v] - Blame information for rev 146

Go to most recent revision | Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  OR1200's Instruction TLB                                    ////
////                                                              ////
////  This file is part of the OpenRISC 1200 project              ////
////  http://www.opencores.org/cores/or1k/                        ////
////                                                              ////
////  Description                                                 ////
////  Instantiation of ITLB.                                      ////
////                                                              ////
////  To Do:                                                      ////
////   - make it smaller and faster                               ////
////                                                              ////
////  Author(s):                                                  ////
////      - Damjan Lampret, lampret@opencores.org                 ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: or1200_immu_tlb.v,v $
// Revision 2.0  2010/06/30 11:00:00  ORSoC
// Minor update: 
// Bugs fixed, coding style changed. 
//
// Revision 1.9  2004/06/08 18:17:36  lampret
// Non-functional changes. Coding style fixes.
//
// Revision 1.8  2004/04/05 08:29:57  lampret
// Merged branch_qmem into main tree.
//
// Revision 1.6.4.1  2003/12/09 11:46:48  simons
// Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.
//
// Revision 1.6  2002/10/28 16:34:32  mohor
// RAMs wrong connected to the BIST scan chain.
//
// Revision 1.5  2002/10/17 20:04:40  lampret
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
//
// Revision 1.4  2002/08/14 06:23:50  lampret
// Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run.
//
// Revision 1.3  2002/02/11 04:33:17  lampret
// Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr.
//
// Revision 1.2  2002/01/28 01:16:00  lampret
// Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways.
//
// Revision 1.1  2002/01/03 08:16:15  lampret
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
//
// Revision 1.8  2001/10/21 17:57:16  lampret
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
//
// Revision 1.7  2001/10/14 13:12:09  lampret
// MP3 version.
//
// Revision 1.1.1.1  2001/10/06 10:18:36  igorm
// no message
//
//
 
// synopsys translate_off
`include "timescale.v"
// synopsys translate_on
`include "or1200_defines.v"
 
//
// Insn TLB
//
 
module or1200_immu_tlb(
        // Rst and clk
        clk, rst,
 
        // I/F for translation
        tlb_en, vaddr, hit, ppn, uxe, sxe, ci,
 
`ifdef OR1200_BIST
        // RAM BIST
        mbist_si_i, mbist_so_o, mbist_ctrl_i,
`endif
 
        // SPR access
        spr_cs, spr_write, spr_addr, spr_dat_i, spr_dat_o
);
 
parameter dw = `OR1200_OPERAND_WIDTH;
parameter aw = `OR1200_OPERAND_WIDTH;
 
//
// I/O
//
 
//
// Clock and reset
//
input                           clk;
input                           rst;
 
//
// I/F for translation
//
input                           tlb_en;
input   [aw-1:0]         vaddr;
output                          hit;
output  [31:`OR1200_IMMU_PS]    ppn;
output                          uxe;
output                          sxe;
output                          ci;
 
`ifdef OR1200_BIST
//
// RAM BIST
//
input mbist_si_i;
input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
output mbist_so_o;
`endif
 
//
// SPR access
//
input                           spr_cs;
input                           spr_write;
input   [31:0]                   spr_addr;
input   [31:0]                   spr_dat_i;
output  [31:0]                   spr_dat_o;
 
//
// Internal wires and regs
//
wire    [`OR1200_ITLB_TAG]      vpn;
wire                            v;
wire    [`OR1200_ITLB_INDXW-1:0] tlb_index;
wire                            tlb_mr_en;
wire                            tlb_mr_we;
wire    [`OR1200_ITLBMRW-1:0]    tlb_mr_ram_in;
wire    [`OR1200_ITLBMRW-1:0]    tlb_mr_ram_out;
wire                            tlb_tr_en;
wire                            tlb_tr_we;
wire    [`OR1200_ITLBTRW-1:0]    tlb_tr_ram_in;
wire    [`OR1200_ITLBTRW-1:0]    tlb_tr_ram_out;
 
// BIST
`ifdef OR1200_BIST
wire                        itlb_mr_ram_si;
wire                        itlb_mr_ram_so;
wire                        itlb_tr_ram_si;
wire                        itlb_tr_ram_so;
`endif
 
//
// Implemented bits inside match and translate registers
//
// itlbwYmrX: vpn 31-19  v 0
// itlbwYtrX: ppn 31-13  uxe 7  sxe 6
//
// itlb memory width:
// 19 bits for ppn
// 13 bits for vpn
// 1 bit for valid
// 2 bits for protection
// 1 bit for cache inhibit
 
//
// Enable for Match registers
//
assign tlb_mr_en = tlb_en | (spr_cs & !spr_addr[`OR1200_ITLB_TM_ADDR]);
 
//
// Write enable for Match registers
//
assign tlb_mr_we = spr_cs & spr_write & !spr_addr[`OR1200_ITLB_TM_ADDR];
 
//
// Enable for Translate registers
//
assign tlb_tr_en = tlb_en | (spr_cs & spr_addr[`OR1200_ITLB_TM_ADDR]);
 
//
// Write enable for Translate registers
//
assign tlb_tr_we = spr_cs & spr_write & spr_addr[`OR1200_ITLB_TM_ADDR];
 
//
// Output to SPRS unit
//
assign spr_dat_o = (!spr_write & !spr_addr[`OR1200_ITLB_TM_ADDR]) ?
            {vpn, tlb_index, {`OR1200_ITLB_TAGW-7{1'b0}}, 1'b0, 5'b00000, v} :
                (!spr_write & spr_addr[`OR1200_ITLB_TM_ADDR]) ?
                        {ppn, {`OR1200_IMMU_PS-8{1'b0}}, uxe, sxe, {4{1'b0}}, ci, 1'b0} :
                        32'h00000000;
 
//
// Assign outputs from Match registers
//
assign {vpn, v} = tlb_mr_ram_out;
 
//
// Assign to Match registers inputs
//
assign tlb_mr_ram_in = {spr_dat_i[`OR1200_ITLB_TAG], spr_dat_i[`OR1200_ITLBMR_V_BITS]};
 
//
// Assign outputs from Translate registers
//
assign {ppn, uxe, sxe, ci} = tlb_tr_ram_out;
 
//
// Assign to Translate registers inputs
//
assign tlb_tr_ram_in = {spr_dat_i[31:`OR1200_IMMU_PS],
                        spr_dat_i[`OR1200_ITLBTR_UXE_BITS],
                        spr_dat_i[`OR1200_ITLBTR_SXE_BITS],
                        spr_dat_i[`OR1200_ITLBTR_CI_BITS]};
 
//
// Generate hit
//
assign hit = (vpn == vaddr[`OR1200_ITLB_TAG]) & v;
 
//
// TLB index is normally vaddr[18:13]. If it is SPR access then index is
// spr_addr[5:0].
//
assign tlb_index = spr_cs ? spr_addr[`OR1200_ITLB_INDXW-1:0] : vaddr[`OR1200_ITLB_INDX];
 
 
`ifdef OR1200_BIST
assign itlb_mr_ram_si = mbist_si_i;
assign itlb_tr_ram_si = itlb_mr_ram_so;
assign mbist_so_o = itlb_tr_ram_so;
`endif
 
 
//
// Instantiation of ITLB Match Registers
//
   or1200_spram #
     (
      .aw(6),
      .dw(14)
      )
   itlb_mr_ram
     (
      .clk(clk),
`ifdef OR1200_BIST
      // RAM BIST
      .mbist_si_i(itlb_mr_ram_si),
      .mbist_so_o(itlb_mr_ram_so),
      .mbist_ctrl_i(mbist_ctrl_i),
`endif
      .ce(tlb_mr_en),
      .we(tlb_mr_we),
      //.oe(1'b1),
      .addr(tlb_index),
      .di(tlb_mr_ram_in),
      .doq(tlb_mr_ram_out)
      );
 
//
// Instantiation of ITLB Translate Registers
//
   or1200_spram #
     (
      .aw(6),
      .dw(22)
      )
   itlb_tr_ram
     (
      .clk(clk),
`ifdef OR1200_BIST
      // RAM BIST
      .mbist_si_i(itlb_tr_ram_si),
      .mbist_so_o(itlb_tr_ram_so),
      .mbist_ctrl_i(mbist_ctrl_i),
`endif
      .ce(tlb_tr_en),
      .we(tlb_tr_we),
      //.oe(1'b1),
      .addr(tlb_index),
      .di(tlb_tr_ram_in),
      .doq(tlb_tr_ram_out)
      );
 
endmodule

Line No.	Rev	Author	Line
1	10	unneback	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// OR1200's Instruction TLB ////`
4			`//// ////`
5			`//// This file is part of the OpenRISC 1200 project ////`
6			`//// http://www.opencores.org/cores/or1k/ ////`
7			`//// ////`
8			`//// Description ////`
9			`//// Instantiation of ITLB. ////`
10			`//// ////`
11			`//// To Do: ////`
12			`//// - make it smaller and faster ////`
13			`//// ////`
14			`//// Author(s): ////`
15			`//// - Damjan Lampret, lampret@opencores.org ////`
16			`//// ////`
17			`//////////////////////////////////////////////////////////////////////`
18			`//// ////`
19			`//// Copyright (C) 2000 Authors and OPENCORES.ORG ////`
20			`//// ////`
21			`//// This source file may be used and distributed without ////`
22			`//// restriction provided that this copyright statement is not ////`
23			`//// removed from the file and that any derivative work contains ////`
24			`//// the original copyright notice and the associated disclaimer. ////`
25			`//// ////`
26			`//// This source file is free software; you can redistribute it ////`
27			`//// and/or modify it under the terms of the GNU Lesser General ////`
28			`//// Public License as published by the Free Software Foundation; ////`
29			`//// either version 2.1 of the License, or (at your option) any ////`
30			`//// later version. ////`
31			`//// ////`
32			`//// This source is distributed in the hope that it will be ////`
33			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
34			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
35			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
36			`//// details. ////`
37			`//// ////`
38			`//// You should have received a copy of the GNU Lesser General ////`
39			`//// Public License along with this source; if not, download it ////`
40			`//// from http://www.opencores.org/lgpl.shtml ////`
41			`//// ////`
42			`//////////////////////////////////////////////////////////////////////`
43			`//`
44			`// CVS Revision History`
45			`//`
46	141	marcus.erl	`// $Log: or1200_immu_tlb.v,v $`
47			`// Revision 2.0 2010/06/30 11:00:00 ORSoC`
48			`// Minor update:`
49			`// Bugs fixed, coding style changed.`
50			`//`
51			`// Revision 1.9 2004/06/08 18:17:36 lampret`
52			`// Non-functional changes. Coding style fixes.`
53			`//`
54	10	unneback	`// Revision 1.8 2004/04/05 08:29:57 lampret`
55			`// Merged branch_qmem into main tree.`
56			`//`
57			`// Revision 1.6.4.1 2003/12/09 11:46:48 simons`
58			`// Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.`
59			`//`
60			`// Revision 1.6 2002/10/28 16:34:32 mohor`
61			`// RAMs wrong connected to the BIST scan chain.`
62			`//`
63			`// Revision 1.5 2002/10/17 20:04:40 lampret`
64			`// Added BIST scan. Special VS RAMs need to be used to implement BIST.`
65			`//`
66			`// Revision 1.4 2002/08/14 06:23:50 lampret`
67			`// Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run.`
68			`//`
69			`// Revision 1.3 2002/02/11 04:33:17 lampret`
70			`// Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr.`
71			`//`
72			`// Revision 1.2 2002/01/28 01:16:00 lampret`
73			`// Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways.`
74			`//`
75			`// Revision 1.1 2002/01/03 08:16:15 lampret`
76			`// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.`
77			`//`
78			`// Revision 1.8 2001/10/21 17:57:16 lampret`
79			`// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.`
80			`//`
81			`// Revision 1.7 2001/10/14 13:12:09 lampret`
82			`// MP3 version.`
83			`//`
84			`// Revision 1.1.1.1 2001/10/06 10:18:36 igorm`
85			`// no message`
86			`//`
87			`//`
88
89			`// synopsys translate_off`
90			`include "timescale.v"
91			`// synopsys translate_on`
92			`include "or1200_defines.v"
93
94			`//`
95			`// Insn TLB`
96			`//`
97
98			`module or1200_immu_tlb(`
99			`// Rst and clk`
100			`clk, rst,`
101
102			`// I/F for translation`
103			`tlb_en, vaddr, hit, ppn, uxe, sxe, ci,`
104
105			`ifdef OR1200_BIST
106			`// RAM BIST`
107			`mbist_si_i, mbist_so_o, mbist_ctrl_i,`
108			`endif
109
110			`// SPR access`
111			`spr_cs, spr_write, spr_addr, spr_dat_i, spr_dat_o`
112			`);`
113
114			parameter dw = `OR1200_OPERAND_WIDTH;
115			parameter aw = `OR1200_OPERAND_WIDTH;
116
117			`//`
118			`// I/O`
119			`//`
120
121			`//`
122			`// Clock and reset`
123			`//`
124			`input clk;`
125			`input rst;`
126
127			`//`
128			`// I/F for translation`
129			`//`
130			`input tlb_en;`
131			`input [aw-1:0] vaddr;`
132			`output hit;`
133			output [31:`OR1200_IMMU_PS] ppn;
134			`output uxe;`
135			`output sxe;`
136			`output ci;`
137
138			`ifdef OR1200_BIST
139			`//`
140			`// RAM BIST`
141			`//`
142			`input mbist_si_i;`
143			input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
144			`output mbist_so_o;`
145			`endif
146
147			`//`
148			`// SPR access`
149			`//`
150			`input spr_cs;`
151			`input spr_write;`
152			`input [31:0] spr_addr;`
153			`input [31:0] spr_dat_i;`
154			`output [31:0] spr_dat_o;`
155
156			`//`
157			`// Internal wires and regs`
158			`//`
159			wire [`OR1200_ITLB_TAG] vpn;
160			`wire v;`
161			wire [`OR1200_ITLB_INDXW-1:0] tlb_index;
162			`wire tlb_mr_en;`
163			`wire tlb_mr_we;`
164			wire [`OR1200_ITLBMRW-1:0] tlb_mr_ram_in;
165			wire [`OR1200_ITLBMRW-1:0] tlb_mr_ram_out;
166			`wire tlb_tr_en;`
167			`wire tlb_tr_we;`
168			wire [`OR1200_ITLBTRW-1:0] tlb_tr_ram_in;
169			wire [`OR1200_ITLBTRW-1:0] tlb_tr_ram_out;
170
171			`// BIST`
172			`ifdef OR1200_BIST
173			`wire itlb_mr_ram_si;`
174			`wire itlb_mr_ram_so;`
175			`wire itlb_tr_ram_si;`
176			`wire itlb_tr_ram_so;`
177			`endif
178
179			`//`
180			`// Implemented bits inside match and translate registers`
181			`//`
182			`// itlbwYmrX: vpn 31-19 v 0`
183			`// itlbwYtrX: ppn 31-13 uxe 7 sxe 6`
184			`//`
185			`// itlb memory width:`
186			`// 19 bits for ppn`
187			`// 13 bits for vpn`
188			`// 1 bit for valid`
189			`// 2 bits for protection`
190			`// 1 bit for cache inhibit`
191
192			`//`
193			`// Enable for Match registers`
194			`//`
195			assign tlb_mr_en = tlb_en \| (spr_cs & !spr_addr[`OR1200_ITLB_TM_ADDR]);
196
197			`//`
198			`// Write enable for Match registers`
199			`//`
200			assign tlb_mr_we = spr_cs & spr_write & !spr_addr[`OR1200_ITLB_TM_ADDR];
201
202			`//`
203			`// Enable for Translate registers`
204			`//`
205			assign tlb_tr_en = tlb_en \| (spr_cs & spr_addr[`OR1200_ITLB_TM_ADDR]);
206
207			`//`
208			`// Write enable for Translate registers`
209			`//`
210			assign tlb_tr_we = spr_cs & spr_write & spr_addr[`OR1200_ITLB_TM_ADDR];
211
212			`//`
213			`// Output to SPRS unit`
214			`//`
215			assign spr_dat_o = (!spr_write & !spr_addr[`OR1200_ITLB_TM_ADDR]) ?
216	141	marcus.erl	{vpn, tlb_index, {`OR1200_ITLB_TAGW-7{1'b0}}, 1'b0, 5'b00000, v} :
217	10	unneback	(!spr_write & spr_addr[`OR1200_ITLB_TM_ADDR]) ?
218			{ppn, {`OR1200_IMMU_PS-8{1'b0}}, uxe, sxe, {4{1'b0}}, ci, 1'b0} :
219			`32'h00000000;`
220
221			`//`
222			`// Assign outputs from Match registers`
223			`//`
224			`assign {vpn, v} = tlb_mr_ram_out;`
225
226			`//`
227			`// Assign to Match registers inputs`
228			`//`
229			assign tlb_mr_ram_in = {spr_dat_i[`OR1200_ITLB_TAG], spr_dat_i[`OR1200_ITLBMR_V_BITS]};
230
231			`//`
232			`// Assign outputs from Translate registers`
233			`//`
234			`assign {ppn, uxe, sxe, ci} = tlb_tr_ram_out;`
235
236			`//`
237			`// Assign to Translate registers inputs`
238			`//`
239			assign tlb_tr_ram_in = {spr_dat_i[31:`OR1200_IMMU_PS],
240			spr_dat_i[`OR1200_ITLBTR_UXE_BITS],
241			spr_dat_i[`OR1200_ITLBTR_SXE_BITS],
242			spr_dat_i[`OR1200_ITLBTR_CI_BITS]};
243
244			`//`
245			`// Generate hit`
246			`//`
247			assign hit = (vpn == vaddr[`OR1200_ITLB_TAG]) & v;
248
249			`//`
250			`// TLB index is normally vaddr[18:13]. If it is SPR access then index is`
251			`// spr_addr[5:0].`
252			`//`
253			assign tlb_index = spr_cs ? spr_addr[`OR1200_ITLB_INDXW-1:0] : vaddr[`OR1200_ITLB_INDX];
254
255
256			`ifdef OR1200_BIST
257			`assign itlb_mr_ram_si = mbist_si_i;`
258			`assign itlb_tr_ram_si = itlb_mr_ram_so;`
259			`assign mbist_so_o = itlb_tr_ram_so;`
260			`endif
261
262
263			`//`
264			`// Instantiation of ITLB Match Registers`
265			`//`
266	141	marcus.erl	`or1200_spram #`
267			`(`
268			`.aw(6),`
269			`.dw(14)`
270			`)`
271			`itlb_mr_ram`
272			`(`
273			`.clk(clk),`
274	10	unneback	`ifdef OR1200_BIST
275	141	marcus.erl	`// RAM BIST`
276			`.mbist_si_i(itlb_mr_ram_si),`
277			`.mbist_so_o(itlb_mr_ram_so),`
278			`.mbist_ctrl_i(mbist_ctrl_i),`
279	10	unneback	`endif
280	141	marcus.erl	`.ce(tlb_mr_en),`
281			`.we(tlb_mr_we),`
282			`//.oe(1'b1),`
283			`.addr(tlb_index),`
284			`.di(tlb_mr_ram_in),`
285			`.doq(tlb_mr_ram_out)`
286			`);`
287	10	unneback
288			`//`
289			`// Instantiation of ITLB Translate Registers`
290			`//`
291	141	marcus.erl	`or1200_spram #`
292			`(`
293			`.aw(6),`
294			`.dw(22)`
295			`)`
296			`itlb_tr_ram`
297			`(`
298			`.clk(clk),`
299	10	unneback	`ifdef OR1200_BIST
300	141	marcus.erl	`// RAM BIST`
301			`.mbist_si_i(itlb_tr_ram_si),`
302			`.mbist_so_o(itlb_tr_ram_so),`
303			`.mbist_ctrl_i(mbist_ctrl_i),`
304	10	unneback	`endif
305	141	marcus.erl	`.ce(tlb_tr_en),`
306			`.we(tlb_tr_we),`
307			`//.oe(1'b1),`
308			`.addr(tlb_index),`
309			`.di(tlb_tr_ram_in),`
310			`.doq(tlb_tr_ram_out)`
311			`);`
312
313	10	unneback	`endmodule`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_immu_tlb.v] - Blame information for rev 146