| 1 |
10 |
unneback |
//////////////////////////////////////////////////////////////////////
|
| 2 |
|
|
//// ////
|
| 3 |
|
|
//// OR1200's reg2mem aligner ////
|
| 4 |
|
|
//// ////
|
| 5 |
|
|
//// This file is part of the OpenRISC 1200 project ////
|
| 6 |
|
|
//// http://www.opencores.org/cores/or1k/ ////
|
| 7 |
|
|
//// ////
|
| 8 |
|
|
//// Description ////
|
| 9 |
|
|
//// Aligns register data to memory alignment. ////
|
| 10 |
|
|
//// ////
|
| 11 |
|
|
//// To Do: ////
|
| 12 |
|
|
//// - make it smaller and faster ////
|
| 13 |
|
|
//// ////
|
| 14 |
|
|
//// Author(s): ////
|
| 15 |
|
|
//// - Damjan Lampret, lampret@opencores.org ////
|
| 16 |
|
|
//// ////
|
| 17 |
|
|
//////////////////////////////////////////////////////////////////////
|
| 18 |
|
|
//// ////
|
| 19 |
|
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
| 20 |
|
|
//// ////
|
| 21 |
|
|
//// This source file may be used and distributed without ////
|
| 22 |
|
|
//// restriction provided that this copyright statement is not ////
|
| 23 |
|
|
//// removed from the file and that any derivative work contains ////
|
| 24 |
|
|
//// the original copyright notice and the associated disclaimer. ////
|
| 25 |
|
|
//// ////
|
| 26 |
|
|
//// This source file is free software; you can redistribute it ////
|
| 27 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
| 28 |
|
|
//// Public License as published by the Free Software Foundation; ////
|
| 29 |
|
|
//// either version 2.1 of the License, or (at your option) any ////
|
| 30 |
|
|
//// later version. ////
|
| 31 |
|
|
//// ////
|
| 32 |
|
|
//// This source is distributed in the hope that it will be ////
|
| 33 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
| 34 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
| 35 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
| 36 |
|
|
//// details. ////
|
| 37 |
|
|
//// ////
|
| 38 |
|
|
//// You should have received a copy of the GNU Lesser General ////
|
| 39 |
|
|
//// Public License along with this source; if not, download it ////
|
| 40 |
|
|
//// from http://www.opencores.org/lgpl.shtml ////
|
| 41 |
|
|
//// ////
|
| 42 |
|
|
//////////////////////////////////////////////////////////////////////
|
| 43 |
|
|
//
|
| 44 |
|
|
// CVS Revision History
|
| 45 |
|
|
//
|
| 46 |
141 |
marcus.erl |
// $Log: or1200_reg2mem.v,v $
|
| 47 |
|
|
// Revision 2.0 2010/06/30 11:00:00 ORSoC
|
| 48 |
|
|
// No update
|
| 49 |
|
|
//
|
| 50 |
|
|
// Revision 1.2 2002/03/29 15:16:56 lampret
|
| 51 |
|
|
// Some of the warnings fixed.
|
| 52 |
|
|
//
|
| 53 |
10 |
unneback |
// Revision 1.1 2002/01/03 08:16:15 lampret
|
| 54 |
|
|
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
|
| 55 |
|
|
//
|
| 56 |
|
|
// Revision 1.9 2001/10/21 17:57:16 lampret
|
| 57 |
|
|
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
|
| 58 |
|
|
//
|
| 59 |
|
|
// Revision 1.8 2001/10/19 23:28:46 lampret
|
| 60 |
|
|
// Fixed some synthesis warnings. Configured with caches and MMUs.
|
| 61 |
|
|
//
|
| 62 |
|
|
// Revision 1.7 2001/10/14 13:12:10 lampret
|
| 63 |
|
|
// MP3 version.
|
| 64 |
|
|
//
|
| 65 |
|
|
// Revision 1.1.1.1 2001/10/06 10:18:36 igorm
|
| 66 |
|
|
// no message
|
| 67 |
|
|
//
|
| 68 |
|
|
// Revision 1.2 2001/08/09 13:39:33 lampret
|
| 69 |
|
|
// Major clean-up.
|
| 70 |
|
|
//
|
| 71 |
|
|
// Revision 1.1 2001/07/20 00:46:21 lampret
|
| 72 |
|
|
// Development version of RTL. Libraries are missing.
|
| 73 |
|
|
//
|
| 74 |
|
|
//
|
| 75 |
|
|
|
| 76 |
|
|
// synopsys translate_off
|
| 77 |
|
|
`include "timescale.v"
|
| 78 |
|
|
// synopsys translate_on
|
| 79 |
|
|
`include "or1200_defines.v"
|
| 80 |
|
|
|
| 81 |
|
|
module or1200_reg2mem(addr, lsu_op, regdata, memdata);
|
| 82 |
|
|
|
| 83 |
|
|
parameter width = `OR1200_OPERAND_WIDTH;
|
| 84 |
|
|
|
| 85 |
|
|
//
|
| 86 |
|
|
// I/O
|
| 87 |
|
|
//
|
| 88 |
|
|
input [1:0] addr;
|
| 89 |
|
|
input [`OR1200_LSUOP_WIDTH-1:0] lsu_op;
|
| 90 |
|
|
input [width-1:0] regdata;
|
| 91 |
|
|
output [width-1:0] memdata;
|
| 92 |
|
|
|
| 93 |
|
|
//
|
| 94 |
|
|
// Internal regs and wires
|
| 95 |
|
|
//
|
| 96 |
|
|
reg [7:0] memdata_hh;
|
| 97 |
|
|
reg [7:0] memdata_hl;
|
| 98 |
|
|
reg [7:0] memdata_lh;
|
| 99 |
|
|
reg [7:0] memdata_ll;
|
| 100 |
|
|
|
| 101 |
|
|
assign memdata = {memdata_hh, memdata_hl, memdata_lh, memdata_ll};
|
| 102 |
|
|
|
| 103 |
|
|
//
|
| 104 |
|
|
// Mux to memdata[31:24]
|
| 105 |
|
|
//
|
| 106 |
|
|
always @(lsu_op or addr or regdata) begin
|
| 107 |
|
|
casex({lsu_op, addr[1:0]}) // synopsys parallel_case
|
| 108 |
|
|
{`OR1200_LSUOP_SB, 2'b00} : memdata_hh = regdata[7:0];
|
| 109 |
|
|
{`OR1200_LSUOP_SH, 2'b00} : memdata_hh = regdata[15:8];
|
| 110 |
|
|
default : memdata_hh = regdata[31:24];
|
| 111 |
|
|
endcase
|
| 112 |
|
|
end
|
| 113 |
|
|
|
| 114 |
|
|
//
|
| 115 |
|
|
// Mux to memdata[23:16]
|
| 116 |
|
|
//
|
| 117 |
|
|
always @(lsu_op or addr or regdata) begin
|
| 118 |
|
|
casex({lsu_op, addr[1:0]}) // synopsys parallel_case
|
| 119 |
|
|
{`OR1200_LSUOP_SW, 2'b00} : memdata_hl = regdata[23:16];
|
| 120 |
|
|
default : memdata_hl = regdata[7:0];
|
| 121 |
|
|
endcase
|
| 122 |
|
|
end
|
| 123 |
|
|
|
| 124 |
|
|
//
|
| 125 |
|
|
// Mux to memdata[15:8]
|
| 126 |
|
|
//
|
| 127 |
|
|
always @(lsu_op or addr or regdata) begin
|
| 128 |
|
|
casex({lsu_op, addr[1:0]}) // synopsys parallel_case
|
| 129 |
|
|
{`OR1200_LSUOP_SB, 2'b10} : memdata_lh = regdata[7:0];
|
| 130 |
|
|
default : memdata_lh = regdata[15:8];
|
| 131 |
|
|
endcase
|
| 132 |
|
|
end
|
| 133 |
|
|
|
| 134 |
|
|
//
|
| 135 |
|
|
// Mux to memdata[7:0]
|
| 136 |
|
|
//
|
| 137 |
|
|
always @(regdata)
|
| 138 |
|
|
memdata_ll = regdata[7:0];
|
| 139 |
|
|
|
| 140 |
|
|
endmodule
|
